rdme
This commit is contained in:
parent
7d79021f73
commit
75ad3b3d06
40 changed files with 73 additions and 1 deletions
Binary file not shown.
BIN
neorv32/sw/example/demo_blink_led/neorv32_exe.bin
Normal file
BIN
neorv32/sw/example/demo_blink_led/neorv32_exe.bin
Normal file
Binary file not shown.
BIN
neorv32/sw/example/demo_gptmr/main.bin
Normal file
BIN
neorv32/sw/example/demo_gptmr/main.bin
Normal file
Binary file not shown.
BIN
neorv32/sw/example/demo_gptmr/main.c.o
Normal file
BIN
neorv32/sw/example/demo_gptmr/main.c.o
Normal file
Binary file not shown.
BIN
neorv32/sw/example/demo_gptmr/main.elf
Executable file
BIN
neorv32/sw/example/demo_gptmr/main.elf
Executable file
Binary file not shown.
BIN
neorv32/sw/example/demo_gptmr/neorv32_exe.bin
Normal file
BIN
neorv32/sw/example/demo_gptmr/neorv32_exe.bin
Normal file
Binary file not shown.
BIN
neorv32/sw/example/dhrystone/dhry_1.c.o
Normal file
BIN
neorv32/sw/example/dhrystone/dhry_1.c.o
Normal file
Binary file not shown.
BIN
neorv32/sw/example/dhrystone/dhry_2.c.o
Normal file
BIN
neorv32/sw/example/dhrystone/dhry_2.c.o
Normal file
Binary file not shown.
BIN
neorv32/sw/example/dhrystone/main.bin
Normal file
BIN
neorv32/sw/example/dhrystone/main.bin
Normal file
Binary file not shown.
BIN
neorv32/sw/example/dhrystone/main.elf
Executable file
BIN
neorv32/sw/example/dhrystone/main.elf
Executable file
Binary file not shown.
BIN
neorv32/sw/example/dhrystone/neorv32_exe.bin
Normal file
BIN
neorv32/sw/example/dhrystone/neorv32_exe.bin
Normal file
Binary file not shown.
BIN
neorv32/sw/example/hardware_info/main.bin
Normal file
BIN
neorv32/sw/example/hardware_info/main.bin
Normal file
Binary file not shown.
BIN
neorv32/sw/example/hardware_info/main.c.o
Normal file
BIN
neorv32/sw/example/hardware_info/main.c.o
Normal file
Binary file not shown.
BIN
neorv32/sw/example/hardware_info/main.elf
Executable file
BIN
neorv32/sw/example/hardware_info/main.elf
Executable file
Binary file not shown.
BIN
neorv32/sw/example/hardware_info/neorv32_exe.bin
Normal file
BIN
neorv32/sw/example/hardware_info/neorv32_exe.bin
Normal file
Binary file not shown.
BIN
neorv32/sw/example/hello_world/main.bin
Normal file
BIN
neorv32/sw/example/hello_world/main.bin
Normal file
Binary file not shown.
BIN
neorv32/sw/example/hello_world/main.c.o
Normal file
BIN
neorv32/sw/example/hello_world/main.c.o
Normal file
Binary file not shown.
BIN
neorv32/sw/example/hello_world/main.elf
Executable file
BIN
neorv32/sw/example/hello_world/main.elf
Executable file
Binary file not shown.
BIN
neorv32/sw/example/hello_world/neorv32_exe.bin
Normal file
BIN
neorv32/sw/example/hello_world/neorv32_exe.bin
Normal file
Binary file not shown.
Binary file not shown.
Binary file not shown.
Binary file not shown.
Binary file not shown.
Binary file not shown.
Binary file not shown.
Binary file not shown.
Binary file not shown.
Binary file not shown.
Binary file not shown.
Binary file not shown.
Binary file not shown.
Binary file not shown.
Binary file not shown.
Binary file not shown.
Binary file not shown.
Binary file not shown.
Binary file not shown.
Binary file not shown.
Binary file not shown.
74
readme.md
74
readme.md
|
@ -5,4 +5,76 @@ https://hedgedoc.auro.re/x2PBnMb4Q3CQg-DRtt6Kkg#
|
|||
|
||||
## Contexte
|
||||
|
||||
Les architectures récentes associent, dans la même puce, des FPGA et des processeurs pour constituer des SoC (System on Chip). Elles sont composées d’unités optimisées et précâblées pour l’accélération matérielle de certains traitements de données et permettent d’interfacer plusieurs périphériques selon différentes modalités : utilisation d’un processeur matériel intégré ou d’un processeur logiciel (Soft-Core).
|
||||
Les architectures récentes associent, dans la même puce, des FPGA et des processeurs pour constituer des SoC (System on Chip). Elles sont composées d’unités optimisées et précâblées pour l’accélération matérielle de certains traitements de données et permettent d’interfacer plusieurs périphériques selon différentes modalités : utilisation d’un processeur matériel intégré ou d’un processeur logiciel (Soft-Core).
|
||||
|
||||
## RISC-V
|
||||
|
||||
On utilise pour ce projet, l'implémentation RISC-V neorv32
|
||||
|
||||
### Hardware
|
||||
|
||||
<< NEORV32 Processor Configuration >>
|
||||
|
||||
====== Core ======
|
||||
Is simulation: no
|
||||
Clock speed: 50000000 Hz
|
||||
On-chip debugger: no
|
||||
Custom ID: 0x00000000
|
||||
Hart ID: 0x00000000
|
||||
Vendor ID: 0x00000000
|
||||
Architecture ID: 0x00000013
|
||||
Implementation ID: 0x01080106 (v1.8.1.6)
|
||||
Architecture: rv32-little
|
||||
ISA extensions: C I M X Zicsr Zicntr
|
||||
Tuning options:
|
||||
Phys. Mem. Prot.: not implemented
|
||||
HPM Counters: not implemented
|
||||
|
||||
====== Memory ======
|
||||
Boot configuration: Boot via Bootloader
|
||||
Instr. base address: 0x00000000
|
||||
Internal IMEM: yes, 16384 bytes
|
||||
Data base address: 0x80000000
|
||||
Internal DMEM: yes, 8192 bytes
|
||||
Internal i-cache: no
|
||||
Ext. bus interface: no
|
||||
Ext. bus endianness: little
|
||||
|
||||
====== Peripherals ======
|
||||
[x] GPIO
|
||||
[x] MTIME
|
||||
[x] UART0
|
||||
[ ] UART1
|
||||
[ ] SPI
|
||||
[ ] TWI
|
||||
[ ] PWM
|
||||
[ ] WDT
|
||||
[ ] TRNG
|
||||
[ ] CFS
|
||||
[ ] SLINK
|
||||
[ ] NEOLED
|
||||
[ ] XIRQ
|
||||
[ ] GPTMR
|
||||
[ ] XIP
|
||||
[ ] ONEWIRE
|
||||
|
||||
|
||||
### Software
|
||||
|
||||
Print sur le série :
|
||||
```
|
||||
neorv32_uart0_puts("Hello world! :)\n");
|
||||
```
|
||||
|
||||
Mesures :
|
||||
```
|
||||
Begin_Time = (long)neorv32_mtime_get_time();
|
||||
End_Time = (long)neorv32_mtime_get_time();
|
||||
User_Time = End_Time - Begin_Time;
|
||||
uint32_t dhry_per_sec = (uint32_t)(NEORV32_SYSINFO.CLK / (User_Time / Number_Of_Runs));
|
||||
|
||||
neorv32_uart0_printf("NEORV32: Total cycles: %u\n", (uint32_t)User_Time);
|
||||
neorv32_uart0_printf("NEORV32: Cycles per second: %u\n", (uint32_t)NEORV32_SYSINFO.CLK);
|
||||
neorv32_uart0_printf("NEORV32: DMIPS/s: %u\n", (uint32_t)dhry_per_sec);
|
||||
|
||||
```
|
Loading…
Reference in a new issue