Projet_SETI_RISC-V/quartus_project/simulation/questa/test_neorv32.sft
2023-03-06 14:48:14 +01:00

1 line
44 B
Text

set tool_name "Questa Intel FPGA (Verilog)"