Projet_SETI_RISC-V/quartus_project/simulation/questa/test_neorv32.sft

2 lines
44 B
Text
Raw Normal View History

2023-03-06 14:48:14 +01:00
set tool_name "Questa Intel FPGA (Verilog)"