Projet_SETI_RISC-V/proj_quartus/simulation/questa/test.sft

set tool_name "Questa Intel FPGA (Verilog)"