higepi/Projet_SETI_RISC-V
2
2
Fork 0
Code Issues Pull requests Projects Releases Packages Wiki Activity
Projet_SETI_RISC-V/proj_quartus/output_files/test.flow.rpt

143 lines
11 KiB
Text
Raw Normal View History

projet base
2023-03-08 14:50:37 +01:00
Flow report for test
riscv O3
2023-03-08 16:24:42 +01:00
Wed Mar 8 15:27:56 2023
Quartus Prime Version 22.1std.0 Build 915 10/25/2022 SC Standard Edition
projet base
2023-03-08 14:50:37 +01:00
---------------------
; Table of Contents ;
---------------------
1. Legal Notice
2. Flow Summary
3. Flow Settings
4. Flow Non-Default Global Settings
5. Flow Elapsed Time
6. Flow OS Summary
7. Flow Log
8. Flow Messages
9. Flow Suppressed Messages
----------------
; Legal Notice ;
----------------
Copyright (C) 2022 Intel Corporation. All rights reserved.
Your use of Intel Corporation's design tools, logic functions
and other software and tools, and any partner logic
functions, and any output files from any of the foregoing
(including device programming or simulation files), and any
associated documentation or information are expressly subject
to the terms and conditions of the Intel Program License
Subscription Agreement, the Intel Quartus Prime License Agreement,
the Intel FPGA IP License Agreement, or other applicable license
agreement, including, without limitation, that your use is for
the sole purpose of programming logic devices manufactured by
Intel and sold by Intel or its authorized distributors. Please
refer to the applicable agreement for further details, at
https://fpgasoftware.intel.com/eula.
riscv O3
2023-03-08 16:24:42 +01:00
+--------------------------------------------------------------------------------------+
; Flow Summary ;
+---------------------------------+----------------------------------------------------+
; Flow Status ; Successful - Wed Mar 8 15:27:56 2023 ;
; Quartus Prime Version ; 22.1std.0 Build 915 10/25/2022 SC Standard Edition ;
; Revision Name ; test ;
; Top-level Entity Name ; neorv32_test_setup_bootloader ;
; Family ; Cyclone V ;
; Device ; 5CSEMA5F31C6 ;
; Timing Models ; Final ;
; Logic utilization (in ALMs) ; 1,415 / 32,070 ( 4 % ) ;
; Total registers ; 1677 ;
; Total pins ; 12 / 457 ( 3 % ) ;
; Total virtual pins ; 0 ;
; Total block memory bits ; 559,104 / 4,065,280 ( 14 % ) ;
; Total DSP Blocks ; 0 / 87 ( 0 % ) ;
; Total HSSI RX PCSs ; 0 ;
; Total HSSI PMA RX Deserializers ; 0 ;
; Total HSSI TX PCSs ; 0 ;
; Total HSSI PMA TX Serializers ; 0 ;
; Total PLLs ; 0 / 6 ( 0 % ) ;
; Total DLLs ; 0 / 4 ( 0 % ) ;
+---------------------------------+----------------------------------------------------+
projet base
2023-03-08 14:50:37 +01:00
+-----------------------------------------+
; Flow Settings ;
+-------------------+---------------------+
; Option ; Setting ;
+-------------------+---------------------+
riscv O3
2023-03-08 16:24:42 +01:00
; Start date & time ; 03/08/2023 15:26:02 ;
projet base
2023-03-08 14:50:37 +01:00
; Main task ; Compilation ;
; Revision Name ; test ;
+-------------------+---------------------+
+------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Flow Non-Default Global Settings ;
+-------------------------------------+----------------------------------------+---------------+-------------------------------+-----------------------------------+
; Assignment Name ; Value ; Default Value ; Entity Name ; Section Id ;
+-------------------------------------+----------------------------------------+---------------+-------------------------------+-----------------------------------+
riscv O3
2023-03-08 16:24:42 +01:00
; COMPILER_SIGNATURE_ID ; 92407695964.167828556222706 ; -- ; -- ; -- ;
projet base
2023-03-08 14:50:37 +01:00
; EDA_GENERATE_FUNCTIONAL_NETLIST ; Off ; -- ; -- ; eda_board_design_timing ;
; EDA_GENERATE_FUNCTIONAL_NETLIST ; Off ; -- ; -- ; eda_board_design_boundary_scan ;
; EDA_GENERATE_FUNCTIONAL_NETLIST ; Off ; -- ; -- ; eda_board_design_signal_integrity ;
; EDA_GENERATE_FUNCTIONAL_NETLIST ; Off ; -- ; -- ; eda_board_design_symbol ;
; EDA_OUTPUT_DATA_FORMAT ; Verilog Hdl ; -- ; -- ; eda_simulation ;
; EDA_SIMULATION_TOOL ; Questa Intel FPGA (Verilog) ; <None> ; -- ; -- ;
; EDA_TIME_SCALE ; 1 ps ; -- ; -- ; eda_simulation ;
; MAX_CORE_JUNCTION_TEMP ; 85 ; -- ; -- ; -- ;
; MIN_CORE_JUNCTION_TEMP ; 0 ; -- ; -- ; -- ;
; PARTITION_COLOR ; -- (Not supported for targeted family) ; -- ; gfsdg ; Top ;
; PARTITION_COLOR ; -- (Not supported for targeted family) ; -- ; neorv32_test_setup_bootloader ; Top ;
; PARTITION_FITTER_PRESERVATION_LEVEL ; -- (Not supported for targeted family) ; -- ; gfsdg ; Top ;
; PARTITION_FITTER_PRESERVATION_LEVEL ; -- (Not supported for targeted family) ; -- ; neorv32_test_setup_bootloader ; Top ;
; PARTITION_NETLIST_TYPE ; -- (Not supported for targeted family) ; -- ; gfsdg ; Top ;
; PARTITION_NETLIST_TYPE ; -- (Not supported for targeted family) ; -- ; neorv32_test_setup_bootloader ; Top ;
; POWER_BOARD_THERMAL_MODEL ; None (CONSERVATIVE) ; -- ; -- ; -- ;
; POWER_PRESET_COOLING_SOLUTION ; 23 MM HEAT SINK WITH 200 LFPM AIRFLOW ; -- ; -- ; -- ;
; PROJECT_OUTPUT_DIRECTORY ; output_files ; -- ; -- ; -- ;
; TOP_LEVEL_ENTITY ; neorv32_test_setup_bootloader ; test ; -- ; -- ;
+-------------------------------------+----------------------------------------+---------------+-------------------------------+-----------------------------------+
+--------------------------------------------------------------------------------------------------------------------------+
; Flow Elapsed Time ;
+----------------------+--------------+-------------------------+---------------------+------------------------------------+
; Module Name ; Elapsed Time ; Average Processors Used ; Peak Virtual Memory ; Total CPU Time (on all processors) ;
+----------------------+--------------+-------------------------+---------------------+------------------------------------+
riscv O3
2023-03-08 16:24:42 +01:00
; Analysis & Synthesis ; 00:00:18 ; 1.0 ; 588 MB ; 00:00:25 ;
; Fitter ; 00:01:16 ; 1.2 ; 2076 MB ; 00:02:57 ;
; Assembler ; 00:00:06 ; 1.0 ; 559 MB ; 00:00:06 ;
; Timing Analyzer ; 00:00:08 ; 2.3 ; 958 MB ; 00:00:16 ;
; EDA Netlist Writer ; 00:00:02 ; 1.0 ; 729 MB ; 00:00:01 ;
; Total ; 00:01:50 ; -- ; -- ; 00:03:45 ;
projet base
2023-03-08 14:50:37 +01:00
+----------------------+--------------+-------------------------+---------------------+------------------------------------+
riscv O3
2023-03-08 16:24:42 +01:00
+----------------------------------------------------------------------------------------+
; Flow OS Summary ;
+----------------------+------------------+----------------+------------+----------------+
; Module Name ; Machine Hostname ; OS Name ; OS Version ; Processor type ;
+----------------------+------------------+----------------+------------+----------------+
; Analysis & Synthesis ; seti-VirtualBox ; Ubuntu 22.04.1 ; 22 ; x86_64 ;
; Fitter ; seti-VirtualBox ; Ubuntu 22.04.1 ; 22 ; x86_64 ;
; Assembler ; seti-VirtualBox ; Ubuntu 22.04.1 ; 22 ; x86_64 ;
; Timing Analyzer ; seti-VirtualBox ; Ubuntu 22.04.1 ; 22 ; x86_64 ;
; EDA Netlist Writer ; seti-VirtualBox ; Ubuntu 22.04.1 ; 22 ; x86_64 ;
+----------------------+------------------+----------------+------------+----------------+
projet base
2023-03-08 14:50:37 +01:00
------------
; Flow Log ;
------------
quartus_map --read_settings_files=on --write_settings_files=off bootloarder_1 -c test
quartus_fit --read_settings_files=off --write_settings_files=off bootloarder_1 -c test
quartus_asm --read_settings_files=off --write_settings_files=off bootloarder_1 -c test
quartus_sta bootloarder_1 -c test
quartus_eda --read_settings_files=off --write_settings_files=off bootloarder_1 -c test
Reference in a new issue Copy permalink