12 lines
527 B
Text
12 lines
527 B
Text
:author: Stephan Nolting (M.Sc.)
|
|
:keywords: neorv32, risc-v, riscv, rv32, fpga, soft-core, vhdl, microcontroller, cpu, soc, processor, gcc, openocd, gdb
|
|
:description: A size-optimized, customizable and highly extensible MCU-class 32-bit RISC-V soft-core CPU and microcontroller-like SoC written in platform-independent VHDL.
|
|
:revnumber: v1.8.0
|
|
:doctype: book
|
|
:sectnums:
|
|
:stem:
|
|
:reproducible:
|
|
:listing-caption: Listing
|
|
:toclevels: 4
|
|
:title-logo-image: neorv32_logo_riscv.png[pdfwidth=6.25in,align=center]
|
|
:favicon: img/icon.png
|