Projet_SETI_RISC-V/riscv-gnu-toolchain/binutils/sim/testsuite/arm/thumb/add-rd-hs.cgs
2023-03-06 14:48:14 +01:00

12 lines
134 B
Text

# arm testcase for add $rd,$hs
# mach: unfinished
.include "testutils.inc"
start
.global add_rd_hs
add_rd_hs:
add r0,r8
pass