42 lines
1.8 KiB
Makefile
42 lines
1.8 KiB
Makefile
#source: x86-64-cet.s
|
|
#objdump: -dw -Mintel
|
|
#name: x86-64 CET (Intel mode)
|
|
|
|
.*: +file format .*
|
|
|
|
Disassembly of section .text:
|
|
|
|
0+ <_start>:
|
|
+[a-f0-9]+: f3 41 0f ae ec incsspd r12d
|
|
+[a-f0-9]+: f3 48 0f ae e8 incsspq rax
|
|
+[a-f0-9]+: f3 41 0f 1e cc rdsspd r12d
|
|
+[a-f0-9]+: f3 48 0f 1e c8 rdsspq rax
|
|
+[a-f0-9]+: f3 0f 01 ea saveprevssp
|
|
+[a-f0-9]+: f3 41 0f 01 2c 24 rstorssp QWORD PTR \[r12\]
|
|
+[a-f0-9]+: 41 0f 38 f6 04 24 wrssd \[r12\],eax
|
|
+[a-f0-9]+: 4a 0f 38 f6 14 39 wrssq \[rcx\+r15\*1\],rdx
|
|
+[a-f0-9]+: 66 41 0f 38 f5 04 24 wrussd \[r12\],eax
|
|
+[a-f0-9]+: 66 48 0f 38 f5 0c 03 wrussq \[rbx\+rax\*1\],rcx
|
|
+[a-f0-9]+: f3 0f 01 e8 setssbsy
|
|
+[a-f0-9]+: f3 42 0f ae 34 26 clrssbsy QWORD PTR \[rsi\+r12\*1\]
|
|
+[a-f0-9]+: f3 0f 1e fa endbr64
|
|
+[a-f0-9]+: f3 0f 1e fb endbr32
|
|
+[a-f0-9]+: f3 41 0f ae ec incsspd r12d
|
|
+[a-f0-9]+: f3 48 0f ae e8 incsspq rax
|
|
+[a-f0-9]+: f3 41 0f 1e cc rdsspd r12d
|
|
+[a-f0-9]+: f3 48 0f 1e c8 rdsspq rax
|
|
+[a-f0-9]+: f3 0f 01 ea saveprevssp
|
|
+[a-f0-9]+: f3 41 0f 01 2c 24 rstorssp QWORD PTR \[r12\]
|
|
+[a-f0-9]+: 41 0f 38 f6 04 24 wrssd \[r12\],eax
|
|
+[a-f0-9]+: 44 0f 38 f6 20 wrssd \[rax\],r12d
|
|
+[a-f0-9]+: 4a 0f 38 f6 14 39 wrssq \[rcx\+r15\*1\],rdx
|
|
+[a-f0-9]+: 4a 0f 38 f6 0c 3a wrssq \[rdx\+r15\*1\],rcx
|
|
+[a-f0-9]+: 66 41 0f 38 f5 04 24 wrussd \[r12\],eax
|
|
+[a-f0-9]+: 66 44 0f 38 f5 20 wrussd \[rax\],r12d
|
|
+[a-f0-9]+: 66 48 0f 38 f5 0c 03 wrussq \[rbx\+rax\*1\],rcx
|
|
+[a-f0-9]+: 66 48 0f 38 f5 1c 01 wrussq \[rcx\+rax\*1\],rbx
|
|
+[a-f0-9]+: f3 0f 01 e8 setssbsy
|
|
+[a-f0-9]+: f3 42 0f ae 34 26 clrssbsy QWORD PTR \[rsi\+r12\*1\]
|
|
+[a-f0-9]+: f3 0f 1e fa endbr64
|
|
+[a-f0-9]+: f3 0f 1e fb endbr32
|
|
#pass
|