You cannot select more than 25 topics
Topics must start with a letter or number, can include dashes ('-') and can be up to 35 characters long.
higepi 6c0debd407 | 1 year ago | |
---|---|---|
.. | ||
ChangeLog-2021 | 1 year ago | |
Makefile.in | 1 year ago | |
README | 1 year ago | |
README.arch-spec | 1 year ago | |
interp.c | 1 year ago | |
sim-main.c | 1 year ago | |
sim-main.h | 1 year ago |
README
= OVERVIEW = The Synacor Challenge is a fun programming exercise with a number of puzzles built into it. You can find more details about it here: https://challenge.synacor.com/ The first puzzle is writing an interpreter for their custom ISA. This is a simulator for that custom CPU. The CPU is quite basic: it's 16-bit with only 8 registers and a limited set of instructions. This means the port will never grow new features. See README.arch-spec for more details. Implementing it here ends up being quite useful: it acts as a simple constrained "real world" example for people who want to implement a new simulator for their own architecture. We demonstrate all the basic fundamentals (registers, memory, branches, and tracing) that all ports should have.