33 lines
1 KiB
C
33 lines
1 KiB
C
|
/*
|
||
|
* RISC-V PMU file.
|
||
|
*
|
||
|
* Copyright (c) 2021 Western Digital Corporation or its affiliates.
|
||
|
*
|
||
|
* This program is free software; you can redistribute it and/or modify it
|
||
|
* under the terms and conditions of the GNU General Public License,
|
||
|
* version 2 or later, as published by the Free Software Foundation.
|
||
|
*
|
||
|
* This program is distributed in the hope it will be useful, but WITHOUT
|
||
|
* ANY WARRANTY; without even the implied warranty of MERCHANTABILITY or
|
||
|
* FITNESS FOR A PARTICULAR PURPOSE. See the GNU General Public License for
|
||
|
* more details.
|
||
|
*
|
||
|
* You should have received a copy of the GNU General Public License along with
|
||
|
* this program. If not, see <http://www.gnu.org/licenses/>.
|
||
|
*/
|
||
|
|
||
|
#include "qemu/osdep.h"
|
||
|
#include "cpu.h"
|
||
|
#include "pmu.h"
|
||
|
|
||
|
bool riscv_pmu_ctr_monitor_instructions(CPURISCVState *env,
|
||
|
uint32_t target_ctr)
|
||
|
{
|
||
|
return (target_ctr == 0) ? true : false;
|
||
|
}
|
||
|
|
||
|
bool riscv_pmu_ctr_monitor_cycles(CPURISCVState *env, uint32_t target_ctr)
|
||
|
{
|
||
|
return (target_ctr == 2) ? true : false;
|
||
|
}
|