Projet_SETI_RISC-V/riscv-gnu-toolchain/binutils/sim/testsuite/m32r/stb.cgs

22 lines
265 B
Text
Raw Normal View History

2023-03-06 14:48:14 +01:00
# m32r testcase for stb $src1,@$src2
# mach(): m32r m32rx
.include "testutils.inc"
start
.global stb
stb:
mvaddr_h_gr r4, data_loc
mvi_h_gr r5, 0x1234
stb r5, @r4
ld r4, @r4
test_h_gr r4, 0x34000000 ; big endian processor
pass
data_loc:
.word 0