250 lines
10 KiB
C
250 lines
10 KiB
C
|
/* DO NOT EDIT! -*- buffer-read-only: t -*- vi:set ro: */
|
||
|
|
/* CPU data header for lm32.
|
||
|
|
|
||
|
|
THIS FILE IS MACHINE GENERATED WITH CGEN.
|
||
|
|
|
||
|
|
Copyright (C) 1996-2022 Free Software Foundation, Inc.
|
||
|
|
|
||
|
|
This file is part of the GNU Binutils and/or GDB, the GNU debugger.
|
||
|
|
|
||
|
|
This file is free software; you can redistribute it and/or modify
|
||
|
|
it under the terms of the GNU General Public License as published by
|
||
|
|
the Free Software Foundation; either version 3, or (at your option)
|
||
|
|
any later version.
|
||
|
|
|
||
|
|
It is distributed in the hope that it will be useful, but WITHOUT
|
||
|
|
ANY WARRANTY; without even the implied warranty of MERCHANTABILITY
|
||
|
|
or FITNESS FOR A PARTICULAR PURPOSE. See the GNU General Public
|
||
|
|
License for more details.
|
||
|
|
|
||
|
|
You should have received a copy of the GNU General Public License along
|
||
|
|
with this program; if not, write to the Free Software Foundation, Inc.,
|
||
|
|
51 Franklin Street - Fifth Floor, Boston, MA 02110-1301, USA.
|
||
|
|
|
||
|
|
*/
|
||
|
|
|
||
|
|
#ifndef LM32_CPU_H
|
||
|
|
#define LM32_CPU_H
|
||
|
|
|
||
|
|
#ifdef __cplusplus
|
||
|
|
extern "C" {
|
||
|
|
#endif
|
||
|
|
|
||
|
|
#define CGEN_ARCH lm32
|
||
|
|
|
||
|
|
/* Given symbol S, return lm32_cgen_<S>. */
|
||
|
|
#define CGEN_SYM(s) lm32##_cgen_##s
|
||
|
|
|
||
|
|
|
||
|
|
/* Selected cpu families. */
|
||
|
|
#define HAVE_CPU_LM32BF
|
||
|
|
|
||
|
|
#define CGEN_INSN_LSB0_P 1
|
||
|
|
|
||
|
|
/* Minimum size of any insn (in bytes). */
|
||
|
|
#define CGEN_MIN_INSN_SIZE 4
|
||
|
|
|
||
|
|
/* Maximum size of any insn (in bytes). */
|
||
|
|
#define CGEN_MAX_INSN_SIZE 4
|
||
|
|
|
||
|
|
#define CGEN_INT_INSN_P 1
|
||
|
|
|
||
|
|
/* Maximum number of syntax elements in an instruction. */
|
||
|
|
#define CGEN_ACTUAL_MAX_SYNTAX_ELEMENTS 15
|
||
|
|
|
||
|
|
/* CGEN_MNEMONIC_OPERANDS is defined if mnemonics have operands.
|
||
|
|
e.g. In "b,a foo" the ",a" is an operand. If mnemonics have operands
|
||
|
|
we can't hash on everything up to the space. */
|
||
|
|
#define CGEN_MNEMONIC_OPERANDS
|
||
|
|
|
||
|
|
/* Maximum number of fields in an instruction. */
|
||
|
|
#define CGEN_ACTUAL_MAX_IFMT_OPERANDS 5
|
||
|
|
|
||
|
|
/* Enums. */
|
||
|
|
|
||
|
|
/* Enum declaration for opcodes. */
|
||
|
|
typedef enum opcodes {
|
||
|
|
OP_ADD = 45, OP_ADDI = 13, OP_AND = 40, OP_ANDI = 8
|
||
|
|
, OP_ANDHI = 24, OP_B = 48, OP_BI = 56, OP_BE = 17
|
||
|
|
, OP_BG = 18, OP_BGE = 19, OP_BGEU = 20, OP_BGU = 21
|
||
|
|
, OP_BNE = 23, OP_CALL = 54, OP_CALLI = 62, OP_CMPE = 57
|
||
|
|
, OP_CMPEI = 25, OP_CMPG = 58, OP_CMPGI = 26, OP_CMPGE = 59
|
||
|
|
, OP_CMPGEI = 27, OP_CMPGEU = 60, OP_CMPGEUI = 28, OP_CMPGU = 61
|
||
|
|
, OP_CMPGUI = 29, OP_CMPNE = 63, OP_CMPNEI = 31, OP_DIVU = 35
|
||
|
|
, OP_LB = 4, OP_LBU = 16, OP_LH = 7, OP_LHU = 11
|
||
|
|
, OP_LW = 10, OP_MODU = 49, OP_MUL = 34, OP_MULI = 2
|
||
|
|
, OP_NOR = 33, OP_NORI = 1, OP_OR = 46, OP_ORI = 14
|
||
|
|
, OP_ORHI = 30, OP_RAISE = 43, OP_RCSR = 36, OP_SB = 12
|
||
|
|
, OP_SEXTB = 44, OP_SEXTH = 55, OP_SH = 3, OP_SL = 47
|
||
|
|
, OP_SLI = 15, OP_SR = 37, OP_SRI = 5, OP_SRU = 32
|
||
|
|
, OP_SRUI = 0, OP_SUB = 50, OP_SW = 22, OP_USER = 51
|
||
|
|
, OP_WCSR = 52, OP_XNOR = 41, OP_XNORI = 9, OP_XOR = 38
|
||
|
|
, OP_XORI = 6
|
||
|
|
} OPCODES;
|
||
|
|
|
||
|
|
/* Attributes. */
|
||
|
|
|
||
|
|
/* Enum declaration for machine type selection. */
|
||
|
|
typedef enum mach_attr {
|
||
|
|
MACH_BASE, MACH_LM32, MACH_MAX
|
||
|
|
} MACH_ATTR;
|
||
|
|
|
||
|
|
/* Enum declaration for instruction set selection. */
|
||
|
|
typedef enum isa_attr {
|
||
|
|
ISA_LM32, ISA_MAX
|
||
|
|
} ISA_ATTR;
|
||
|
|
|
||
|
|
/* Number of architecture variants. */
|
||
|
|
#define MAX_ISAS 1
|
||
|
|
#define MAX_MACHS ((int) MACH_MAX)
|
||
|
|
|
||
|
|
/* Ifield support. */
|
||
|
|
|
||
|
|
/* Ifield attribute indices. */
|
||
|
|
|
||
|
|
/* Enum declaration for cgen_ifld attrs. */
|
||
|
|
typedef enum cgen_ifld_attr {
|
||
|
|
CGEN_IFLD_VIRTUAL, CGEN_IFLD_PCREL_ADDR, CGEN_IFLD_ABS_ADDR, CGEN_IFLD_RESERVED
|
||
|
|
, CGEN_IFLD_SIGN_OPT, CGEN_IFLD_SIGNED, CGEN_IFLD_END_BOOLS, CGEN_IFLD_START_NBOOLS = 31
|
||
|
|
, CGEN_IFLD_MACH, CGEN_IFLD_END_NBOOLS
|
||
|
|
} CGEN_IFLD_ATTR;
|
||
|
|
|
||
|
|
/* Number of non-boolean elements in cgen_ifld_attr. */
|
||
|
|
#define CGEN_IFLD_NBOOL_ATTRS (CGEN_IFLD_END_NBOOLS - CGEN_IFLD_START_NBOOLS - 1)
|
||
|
|
|
||
|
|
/* cgen_ifld attribute accessor macros. */
|
||
|
|
#define CGEN_ATTR_CGEN_IFLD_MACH_VALUE(attrs) ((attrs)->nonbool[CGEN_IFLD_MACH-CGEN_IFLD_START_NBOOLS-1].nonbitset)
|
||
|
|
#define CGEN_ATTR_CGEN_IFLD_VIRTUAL_VALUE(attrs) (((attrs)->bool_ & (1 << CGEN_IFLD_VIRTUAL)) != 0)
|
||
|
|
#define CGEN_ATTR_CGEN_IFLD_PCREL_ADDR_VALUE(attrs) (((attrs)->bool_ & (1 << CGEN_IFLD_PCREL_ADDR)) != 0)
|
||
|
|
#define CGEN_ATTR_CGEN_IFLD_ABS_ADDR_VALUE(attrs) (((attrs)->bool_ & (1 << CGEN_IFLD_ABS_ADDR)) != 0)
|
||
|
|
#define CGEN_ATTR_CGEN_IFLD_RESERVED_VALUE(attrs) (((attrs)->bool_ & (1 << CGEN_IFLD_RESERVED)) != 0)
|
||
|
|
#define CGEN_ATTR_CGEN_IFLD_SIGN_OPT_VALUE(attrs) (((attrs)->bool_ & (1 << CGEN_IFLD_SIGN_OPT)) != 0)
|
||
|
|
#define CGEN_ATTR_CGEN_IFLD_SIGNED_VALUE(attrs) (((attrs)->bool_ & (1 << CGEN_IFLD_SIGNED)) != 0)
|
||
|
|
|
||
|
|
/* Enum declaration for lm32 ifield types. */
|
||
|
|
typedef enum ifield_type {
|
||
|
|
LM32_F_NIL, LM32_F_ANYOF, LM32_F_OPCODE, LM32_F_R0
|
||
|
|
, LM32_F_R1, LM32_F_R2, LM32_F_RESV0, LM32_F_SHIFT
|
||
|
|
, LM32_F_IMM, LM32_F_UIMM, LM32_F_CSR, LM32_F_USER
|
||
|
|
, LM32_F_EXCEPTION, LM32_F_BRANCH, LM32_F_CALL, LM32_F_MAX
|
||
|
|
} IFIELD_TYPE;
|
||
|
|
|
||
|
|
#define MAX_IFLD ((int) LM32_F_MAX)
|
||
|
|
|
||
|
|
/* Hardware attribute indices. */
|
||
|
|
|
||
|
|
/* Enum declaration for cgen_hw attrs. */
|
||
|
|
typedef enum cgen_hw_attr {
|
||
|
|
CGEN_HW_VIRTUAL, CGEN_HW_CACHE_ADDR, CGEN_HW_PC, CGEN_HW_PROFILE
|
||
|
|
, CGEN_HW_END_BOOLS, CGEN_HW_START_NBOOLS = 31, CGEN_HW_MACH, CGEN_HW_END_NBOOLS
|
||
|
|
} CGEN_HW_ATTR;
|
||
|
|
|
||
|
|
/* Number of non-boolean elements in cgen_hw_attr. */
|
||
|
|
#define CGEN_HW_NBOOL_ATTRS (CGEN_HW_END_NBOOLS - CGEN_HW_START_NBOOLS - 1)
|
||
|
|
|
||
|
|
/* cgen_hw attribute accessor macros. */
|
||
|
|
#define CGEN_ATTR_CGEN_HW_MACH_VALUE(attrs) ((attrs)->nonbool[CGEN_HW_MACH-CGEN_HW_START_NBOOLS-1].nonbitset)
|
||
|
|
#define CGEN_ATTR_CGEN_HW_VIRTUAL_VALUE(attrs) (((attrs)->bool_ & (1 << CGEN_HW_VIRTUAL)) != 0)
|
||
|
|
#define CGEN_ATTR_CGEN_HW_CACHE_ADDR_VALUE(attrs) (((attrs)->bool_ & (1 << CGEN_HW_CACHE_ADDR)) != 0)
|
||
|
|
#define CGEN_ATTR_CGEN_HW_PC_VALUE(attrs) (((attrs)->bool_ & (1 << CGEN_HW_PC)) != 0)
|
||
|
|
#define CGEN_ATTR_CGEN_HW_PROFILE_VALUE(attrs) (((attrs)->bool_ & (1 << CGEN_HW_PROFILE)) != 0)
|
||
|
|
|
||
|
|
/* Enum declaration for lm32 hardware types. */
|
||
|
|
typedef enum cgen_hw_type {
|
||
|
|
HW_H_MEMORY, HW_H_SINT, HW_H_UINT, HW_H_ADDR
|
||
|
|
, HW_H_IADDR, HW_H_PC, HW_H_GR, HW_H_CSR
|
||
|
|
, HW_MAX
|
||
|
|
} CGEN_HW_TYPE;
|
||
|
|
|
||
|
|
#define MAX_HW ((int) HW_MAX)
|
||
|
|
|
||
|
|
/* Operand attribute indices. */
|
||
|
|
|
||
|
|
/* Enum declaration for cgen_operand attrs. */
|
||
|
|
typedef enum cgen_operand_attr {
|
||
|
|
CGEN_OPERAND_VIRTUAL, CGEN_OPERAND_PCREL_ADDR, CGEN_OPERAND_ABS_ADDR, CGEN_OPERAND_SIGN_OPT
|
||
|
|
, CGEN_OPERAND_SIGNED, CGEN_OPERAND_NEGATIVE, CGEN_OPERAND_RELAX, CGEN_OPERAND_SEM_ONLY
|
||
|
|
, CGEN_OPERAND_END_BOOLS, CGEN_OPERAND_START_NBOOLS = 31, CGEN_OPERAND_MACH, CGEN_OPERAND_END_NBOOLS
|
||
|
|
} CGEN_OPERAND_ATTR;
|
||
|
|
|
||
|
|
/* Number of non-boolean elements in cgen_operand_attr. */
|
||
|
|
#define CGEN_OPERAND_NBOOL_ATTRS (CGEN_OPERAND_END_NBOOLS - CGEN_OPERAND_START_NBOOLS - 1)
|
||
|
|
|
||
|
|
/* cgen_operand attribute accessor macros. */
|
||
|
|
#define CGEN_ATTR_CGEN_OPERAND_MACH_VALUE(attrs) ((attrs)->nonbool[CGEN_OPERAND_MACH-CGEN_OPERAND_START_NBOOLS-1].nonbitset)
|
||
|
|
#define CGEN_ATTR_CGEN_OPERAND_VIRTUAL_VALUE(attrs) (((attrs)->bool_ & (1 << CGEN_OPERAND_VIRTUAL)) != 0)
|
||
|
|
#define CGEN_ATTR_CGEN_OPERAND_PCREL_ADDR_VALUE(attrs) (((attrs)->bool_ & (1 << CGEN_OPERAND_PCREL_ADDR)) != 0)
|
||
|
|
#define CGEN_ATTR_CGEN_OPERAND_ABS_ADDR_VALUE(attrs) (((attrs)->bool_ & (1 << CGEN_OPERAND_ABS_ADDR)) != 0)
|
||
|
|
#define CGEN_ATTR_CGEN_OPERAND_SIGN_OPT_VALUE(attrs) (((attrs)->bool_ & (1 << CGEN_OPERAND_SIGN_OPT)) != 0)
|
||
|
|
#define CGEN_ATTR_CGEN_OPERAND_SIGNED_VALUE(attrs) (((attrs)->bool_ & (1 << CGEN_OPERAND_SIGNED)) != 0)
|
||
|
|
#define CGEN_ATTR_CGEN_OPERAND_NEGATIVE_VALUE(attrs) (((attrs)->bool_ & (1 << CGEN_OPERAND_NEGATIVE)) != 0)
|
||
|
|
#define CGEN_ATTR_CGEN_OPERAND_RELAX_VALUE(attrs) (((attrs)->bool_ & (1 << CGEN_OPERAND_RELAX)) != 0)
|
||
|
|
#define CGEN_ATTR_CGEN_OPERAND_SEM_ONLY_VALUE(attrs) (((attrs)->bool_ & (1 << CGEN_OPERAND_SEM_ONLY)) != 0)
|
||
|
|
|
||
|
|
/* Enum declaration for lm32 operand types. */
|
||
|
|
typedef enum cgen_operand_type {
|
||
|
|
LM32_OPERAND_PC, LM32_OPERAND_R0, LM32_OPERAND_R1, LM32_OPERAND_R2
|
||
|
|
, LM32_OPERAND_SHIFT, LM32_OPERAND_IMM, LM32_OPERAND_UIMM, LM32_OPERAND_BRANCH
|
||
|
|
, LM32_OPERAND_CALL, LM32_OPERAND_CSR, LM32_OPERAND_USER, LM32_OPERAND_EXCEPTION
|
||
|
|
, LM32_OPERAND_HI16, LM32_OPERAND_LO16, LM32_OPERAND_GP16, LM32_OPERAND_GOT16
|
||
|
|
, LM32_OPERAND_GOTOFFHI16, LM32_OPERAND_GOTOFFLO16, LM32_OPERAND_MAX
|
||
|
|
} CGEN_OPERAND_TYPE;
|
||
|
|
|
||
|
|
/* Number of operands types. */
|
||
|
|
#define MAX_OPERANDS 18
|
||
|
|
|
||
|
|
/* Maximum number of operands referenced by any insn. */
|
||
|
|
#define MAX_OPERAND_INSTANCES 5
|
||
|
|
|
||
|
|
/* Insn attribute indices. */
|
||
|
|
|
||
|
|
/* Enum declaration for cgen_insn attrs. */
|
||
|
|
typedef enum cgen_insn_attr {
|
||
|
|
CGEN_INSN_ALIAS, CGEN_INSN_VIRTUAL, CGEN_INSN_UNCOND_CTI, CGEN_INSN_COND_CTI
|
||
|
|
, CGEN_INSN_SKIP_CTI, CGEN_INSN_DELAY_SLOT, CGEN_INSN_RELAXABLE, CGEN_INSN_RELAXED
|
||
|
|
, CGEN_INSN_NO_DIS, CGEN_INSN_PBB, CGEN_INSN_END_BOOLS, CGEN_INSN_START_NBOOLS = 31
|
||
|
|
, CGEN_INSN_MACH, CGEN_INSN_END_NBOOLS
|
||
|
|
} CGEN_INSN_ATTR;
|
||
|
|
|
||
|
|
/* Number of non-boolean elements in cgen_insn_attr. */
|
||
|
|
#define CGEN_INSN_NBOOL_ATTRS (CGEN_INSN_END_NBOOLS - CGEN_INSN_START_NBOOLS - 1)
|
||
|
|
|
||
|
|
/* cgen_insn attribute accessor macros. */
|
||
|
|
#define CGEN_ATTR_CGEN_INSN_MACH_VALUE(attrs) ((attrs)->nonbool[CGEN_INSN_MACH-CGEN_INSN_START_NBOOLS-1].nonbitset)
|
||
|
|
#define CGEN_ATTR_CGEN_INSN_ALIAS_VALUE(attrs) (((attrs)->bool_ & (1 << CGEN_INSN_ALIAS)) != 0)
|
||
|
|
#define CGEN_ATTR_CGEN_INSN_VIRTUAL_VALUE(attrs) (((attrs)->bool_ & (1 << CGEN_INSN_VIRTUAL)) != 0)
|
||
|
|
#define CGEN_ATTR_CGEN_INSN_UNCOND_CTI_VALUE(attrs) (((attrs)->bool_ & (1 << CGEN_INSN_UNCOND_CTI)) != 0)
|
||
|
|
#define CGEN_ATTR_CGEN_INSN_COND_CTI_VALUE(attrs) (((attrs)->bool_ & (1 << CGEN_INSN_COND_CTI)) != 0)
|
||
|
|
#define CGEN_ATTR_CGEN_INSN_SKIP_CTI_VALUE(attrs) (((attrs)->bool_ & (1 << CGEN_INSN_SKIP_CTI)) != 0)
|
||
|
|
#define CGEN_ATTR_CGEN_INSN_DELAY_SLOT_VALUE(attrs) (((attrs)->bool_ & (1 << CGEN_INSN_DELAY_SLOT)) != 0)
|
||
|
|
#define CGEN_ATTR_CGEN_INSN_RELAXABLE_VALUE(attrs) (((attrs)->bool_ & (1 << CGEN_INSN_RELAXABLE)) != 0)
|
||
|
|
#define CGEN_ATTR_CGEN_INSN_RELAXED_VALUE(attrs) (((attrs)->bool_ & (1 << CGEN_INSN_RELAXED)) != 0)
|
||
|
|
#define CGEN_ATTR_CGEN_INSN_NO_DIS_VALUE(attrs) (((attrs)->bool_ & (1 << CGEN_INSN_NO_DIS)) != 0)
|
||
|
|
#define CGEN_ATTR_CGEN_INSN_PBB_VALUE(attrs) (((attrs)->bool_ & (1 << CGEN_INSN_PBB)) != 0)
|
||
|
|
|
||
|
|
/* cgen.h uses things we just defined. */
|
||
|
|
#include "opcode/cgen.h"
|
||
|
|
|
||
|
|
extern const struct cgen_ifld lm32_cgen_ifld_table[];
|
||
|
|
|
||
|
|
/* Attributes. */
|
||
|
|
extern const CGEN_ATTR_TABLE lm32_cgen_hardware_attr_table[];
|
||
|
|
extern const CGEN_ATTR_TABLE lm32_cgen_ifield_attr_table[];
|
||
|
|
extern const CGEN_ATTR_TABLE lm32_cgen_operand_attr_table[];
|
||
|
|
extern const CGEN_ATTR_TABLE lm32_cgen_insn_attr_table[];
|
||
|
|
|
||
|
|
/* Hardware decls. */
|
||
|
|
|
||
|
|
extern CGEN_KEYWORD lm32_cgen_opval_h_gr;
|
||
|
|
extern CGEN_KEYWORD lm32_cgen_opval_h_csr;
|
||
|
|
|
||
|
|
extern const CGEN_HW_ENTRY lm32_cgen_hw_table[];
|
||
|
|
|
||
|
|
|
||
|
|
|
||
|
|
#ifdef __cplusplus
|
||
|
|
}
|
||
|
|
#endif
|
||
|
|
|
||
|
|
#endif /* LM32_CPU_H */
|