--altsyncram ACF_BLOCK_RAM_AND_MLAB_EQUIVALENT_PAUSED_READ_CAPABILITIES="CARE" CBX_DECLARE_ALL_CONNECTED_PORTS="OFF" CYCLONEII_M4K_COMPATIBILITY="ON" DEVICE_FAMILY="Cyclone V" INIT_FILE="test_neorv32.neorv32_test_setup_approm0.rtl.mif" LOW_POWER_MODE="AUTO" NUMWORDS_A=4096 OPERATION_MODE="ROM" OUTDATA_REG_A="UNREGISTERED" RAM_BLOCK_TYPE="AUTO" WIDTH_A=31 WIDTHAD_A=12 address_a clock0 clocken0 q_a CARRY_CHAIN="MANUAL" CARRY_CHAIN_LENGTH=48 --VERSION_BEGIN 22.1 cbx_altera_syncram_nd_impl 2022:10:25:15:32:10:SC cbx_altsyncram 2022:10:25:15:32:10:SC cbx_cycloneii 2022:10:25:15:32:10:SC cbx_lpm_add_sub 2022:10:25:15:32:10:SC cbx_lpm_compare 2022:10:25:15:32:10:SC cbx_lpm_decode 2022:10:25:15:32:10:SC cbx_lpm_mux 2022:10:25:15:32:10:SC cbx_mgl 2022:10:25:15:42:35:SC cbx_nadder 2022:10:25:15:32:10:SC cbx_stratix 2022:10:25:15:32:10:SC cbx_stratixii 2022:10:25:15:32:10:SC cbx_stratixiii 2022:10:25:15:32:10:SC cbx_stratixv 2022:10:25:15:32:10:SC cbx_util_mgl 2022:10:25:15:32:10:SC VERSION_END -- Copyright (C) 2022 Intel Corporation. All rights reserved. -- Your use of Intel Corporation's design tools, logic functions -- and other software and tools, and any partner logic -- functions, and any output files from any of the foregoing -- (including device programming or simulation files), and any -- associated documentation or information are expressly subject -- to the terms and conditions of the Intel Program License -- Subscription Agreement, the Intel Quartus Prime License Agreement, -- the Intel FPGA IP License Agreement, or other applicable license -- agreement, including, without limitation, that your use is for -- the sole purpose of programming logic devices manufactured by -- Intel and sold by Intel or its authorized distributors. Please -- refer to the applicable agreement for further details, at -- https://fpgasoftware.intel.com/eula. FUNCTION cyclonev_ram_block (clk0, clk1, clr0, clr1, ena0, ena1, ena2, ena3, portaaddr[PORT_A_ADDRESS_WIDTH-1..0], portaaddrstall, portabyteenamasks[PORT_A_BYTE_ENABLE_MASK_WIDTH-1..0], portadatain[PORT_A_DATA_WIDTH-1..0], portare, portawe, portbaddr[PORT_B_ADDRESS_WIDTH-1..0], portbaddrstall, portbbyteenamasks[PORT_B_BYTE_ENABLE_MASK_WIDTH-1..0], portbdatain[PORT_B_DATA_WIDTH-1..0], portbre, portbwe) WITH ( CLK0_CORE_CLOCK_ENABLE, CLK0_INPUT_CLOCK_ENABLE, CLK0_OUTPUT_CLOCK_ENABLE, CLK1_CORE_CLOCK_ENABLE, CLK1_INPUT_CLOCK_ENABLE, CLK1_OUTPUT_CLOCK_ENABLE, CONNECTIVITY_CHECKING, DATA_INTERLEAVE_OFFSET_IN_BITS, DATA_INTERLEAVE_WIDTH_IN_BITS, DONT_POWER_OPTIMIZE, ENABLE_ECC, INIT_FILE, INIT_FILE_LAYOUT, LOGICAL_RAM_NAME, mem_init0, mem_init1, mem_init10, mem_init11, mem_init12, mem_init13, mem_init14, mem_init15, mem_init16, mem_init17, mem_init18, mem_init19, mem_init2, mem_init20, mem_init21, mem_init22, mem_init23, mem_init24, mem_init25, mem_init26, mem_init27, mem_init28, mem_init29, mem_init3, mem_init30, mem_init31, mem_init32, mem_init33, mem_init34, mem_init35, mem_init36, mem_init37, mem_init38, mem_init39, mem_init4, mem_init40, mem_init41, mem_init42, mem_init43, mem_init44, mem_init45, mem_init46, mem_init47, mem_init48, mem_init49, mem_init5, mem_init50, mem_init51, mem_init52, mem_init53, mem_init54, mem_init55, mem_init56, mem_init57, mem_init58, mem_init59, mem_init6, mem_init60, mem_init61, mem_init62, mem_init63, mem_init64, mem_init65, mem_init66, mem_init67, mem_init68, mem_init69, mem_init7, mem_init70, mem_init71, mem_init8, mem_init9, MIXED_PORT_FEED_THROUGH_MODE, OPERATION_MODE, PORT_A_ADDRESS_CLEAR, PORT_A_ADDRESS_WIDTH = 1, PORT_A_BYTE_ENABLE_MASK_WIDTH = 1, PORT_A_BYTE_SIZE, PORT_A_DATA_OUT_CLEAR, PORT_A_DATA_OUT_CLOCK, PORT_A_DATA_WIDTH = 1, PORT_A_FIRST_ADDRESS, PORT_A_FIRST_BIT_NUMBER, PORT_A_LAST_ADDRESS, PORT_A_LOGICAL_RAM_DEPTH, PORT_A_LOGICAL_RAM_WIDTH, PORT_A_READ_DURING_WRITE_MODE, PORT_B_ADDRESS_CLEAR, PORT_B_ADDRESS_CLOCK, PORT_B_ADDRESS_WIDTH = 1, PORT_B_BYTE_ENABLE_CLOCK, PORT_B_BYTE_ENABLE_MASK_WIDTH = 1, PORT_B_BYTE_SIZE, PORT_B_DATA_IN_CLOCK, PORT_B_DATA_OUT_CLEAR, PORT_B_DATA_OUT_CLOCK, PORT_B_DATA_WIDTH = 1, PORT_B_FIRST_ADDRESS, PORT_B_FIRST_BIT_NUMBER, PORT_B_LAST_ADDRESS, PORT_B_LOGICAL_RAM_DEPTH, PORT_B_LOGICAL_RAM_WIDTH, PORT_B_READ_DURING_WRITE_MODE, PORT_B_READ_ENABLE_CLOCK, PORT_B_WRITE_ENABLE_CLOCK, POWER_UP_UNINITIALIZED, RAM_BLOCK_TYPE, WIDTH_ECCSTATUS = 3) RETURNS ( dftout[8..0], eccstatus[WIDTH_ECCSTATUS-1..0], portadataout[PORT_A_DATA_WIDTH-1..0], portbdataout[PORT_B_DATA_WIDTH-1..0]); --synthesis_resources = M10K 16 OPTIONS ALTERA_INTERNAL_OPTION = "OPTIMIZE_POWER_DURING_SYNTHESIS=NORMAL_COMPILATION"; SUBDESIGN altsyncram_tv81 ( address_a[11..0] : input; clock0 : input; clocken0 : input; q_a[30..0] : output; ) VARIABLE ram_block1a0 : cyclonev_ram_block WITH ( CLK0_CORE_CLOCK_ENABLE = "ena0", CLK0_INPUT_CLOCK_ENABLE = "ena0", CONNECTIVITY_CHECKING = "OFF", INIT_FILE = "test_neorv32.neorv32_test_setup_approm0.rtl.mif", INIT_FILE_LAYOUT = "port_a", LOGICAL_RAM_NAME = "ALTSYNCRAM", OPERATION_MODE = "rom", PORT_A_ADDRESS_WIDTH = 12, PORT_A_DATA_OUT_CLEAR = "none", PORT_A_DATA_OUT_CLOCK = "none", PORT_A_DATA_WIDTH = 1, PORT_A_FIRST_ADDRESS = 0, PORT_A_FIRST_BIT_NUMBER = 0, PORT_A_LAST_ADDRESS = 4095, PORT_A_LOGICAL_RAM_DEPTH = 4096, PORT_A_LOGICAL_RAM_WIDTH = 31, RAM_BLOCK_TYPE = "AUTO" ); ram_block1a1 : cyclonev_ram_block WITH ( CLK0_CORE_CLOCK_ENABLE = "ena0", CLK0_INPUT_CLOCK_ENABLE = "ena0", CONNECTIVITY_CHECKING = "OFF", INIT_FILE = "test_neorv32.neorv32_test_setup_approm0.rtl.mif", INIT_FILE_LAYOUT = "port_a", LOGICAL_RAM_NAME = "ALTSYNCRAM", OPERATION_MODE = "rom", PORT_A_ADDRESS_WIDTH = 12, PORT_A_DATA_OUT_CLEAR = "none", PORT_A_DATA_OUT_CLOCK = "none", PORT_A_DATA_WIDTH = 1, PORT_A_FIRST_ADDRESS = 0, PORT_A_FIRST_BIT_NUMBER = 1, PORT_A_LAST_ADDRESS = 4095, PORT_A_LOGICAL_RAM_DEPTH = 4096, PORT_A_LOGICAL_RAM_WIDTH = 31, RAM_BLOCK_TYPE = "AUTO" ); ram_block1a2 : cyclonev_ram_block WITH ( CLK0_CORE_CLOCK_ENABLE = "ena0", CLK0_INPUT_CLOCK_ENABLE = "ena0", CONNECTIVITY_CHECKING = "OFF", INIT_FILE = "test_neorv32.neorv32_test_setup_approm0.rtl.mif", INIT_FILE_LAYOUT = "port_a", LOGICAL_RAM_NAME = "ALTSYNCRAM", OPERATION_MODE = "rom", PORT_A_ADDRESS_WIDTH = 12, PORT_A_DATA_OUT_CLEAR = "none", PORT_A_DATA_OUT_CLOCK = "none", PORT_A_DATA_WIDTH = 1, PORT_A_FIRST_ADDRESS = 0, PORT_A_FIRST_BIT_NUMBER = 2, PORT_A_LAST_ADDRESS = 4095, PORT_A_LOGICAL_RAM_DEPTH = 4096, PORT_A_LOGICAL_RAM_WIDTH = 31, RAM_BLOCK_TYPE = "AUTO" ); ram_block1a3 : cyclonev_ram_block WITH ( CLK0_CORE_CLOCK_ENABLE = "ena0", CLK0_INPUT_CLOCK_ENABLE = "ena0", CONNECTIVITY_CHECKING = "OFF", INIT_FILE = "test_neorv32.neorv32_test_setup_approm0.rtl.mif", INIT_FILE_LAYOUT = "port_a", LOGICAL_RAM_NAME = "ALTSYNCRAM", OPERATION_MODE = "rom", PORT_A_ADDRESS_WIDTH = 12, PORT_A_DATA_OUT_CLEAR = "none", PORT_A_DATA_OUT_CLOCK = "none", PORT_A_DATA_WIDTH = 1, PORT_A_FIRST_ADDRESS = 0, PORT_A_FIRST_BIT_NUMBER = 3, PORT_A_LAST_ADDRESS = 4095, PORT_A_LOGICAL_RAM_DEPTH = 4096, PORT_A_LOGICAL_RAM_WIDTH = 31, RAM_BLOCK_TYPE = "AUTO" ); ram_block1a4 : cyclonev_ram_block WITH ( CLK0_CORE_CLOCK_ENABLE = "ena0", CLK0_INPUT_CLOCK_ENABLE = "ena0", CONNECTIVITY_CHECKING = "OFF", INIT_FILE = "test_neorv32.neorv32_test_setup_approm0.rtl.mif", INIT_FILE_LAYOUT = "port_a", LOGICAL_RAM_NAME = "ALTSYNCRAM", OPERATION_MODE = "rom", PORT_A_ADDRESS_WIDTH = 12, PORT_A_DATA_OUT_CLEAR = "none", PORT_A_DATA_OUT_CLOCK = "none", PORT_A_DATA_WIDTH = 1, PORT_A_FIRST_ADDRESS = 0, PORT_A_FIRST_BIT_NUMBER = 4, PORT_A_LAST_ADDRESS = 4095, PORT_A_LOGICAL_RAM_DEPTH = 4096, PORT_A_LOGICAL_RAM_WIDTH = 31, RAM_BLOCK_TYPE = "AUTO" ); ram_block1a5 : cyclonev_ram_block WITH ( CLK0_CORE_CLOCK_ENABLE = "ena0", CLK0_INPUT_CLOCK_ENABLE = "ena0", CONNECTIVITY_CHECKING = "OFF", INIT_FILE = "test_neorv32.neorv32_test_setup_approm0.rtl.mif", INIT_FILE_LAYOUT = "port_a", LOGICAL_RAM_NAME = "ALTSYNCRAM", OPERATION_MODE = "rom", PORT_A_ADDRESS_WIDTH = 12, PORT_A_DATA_OUT_CLEAR = "none", PORT_A_DATA_OUT_CLOCK = "none", PORT_A_DATA_WIDTH = 1, PORT_A_FIRST_ADDRESS = 0, PORT_A_FIRST_BIT_NUMBER = 5, PORT_A_LAST_ADDRESS = 4095, PORT_A_LOGICAL_RAM_DEPTH = 4096, PORT_A_LOGICAL_RAM_WIDTH = 31, RAM_BLOCK_TYPE = "AUTO" ); ram_block1a6 : cyclonev_ram_block WITH ( CLK0_CORE_CLOCK_ENABLE = "ena0", CLK0_INPUT_CLOCK_ENABLE = "ena0", CONNECTIVITY_CHECKING = "OFF", INIT_FILE = "test_neorv32.neorv32_test_setup_approm0.rtl.mif", INIT_FILE_LAYOUT = "port_a", LOGICAL_RAM_NAME = "ALTSYNCRAM", OPERATION_MODE = "rom", PORT_A_ADDRESS_WIDTH = 12, PORT_A_DATA_OUT_CLEAR = "none", PORT_A_DATA_OUT_CLOCK = "none", PORT_A_DATA_WIDTH = 1, PORT_A_FIRST_ADDRESS = 0, PORT_A_FIRST_BIT_NUMBER = 6, PORT_A_LAST_ADDRESS = 4095, PORT_A_LOGICAL_RAM_DEPTH = 4096, PORT_A_LOGICAL_RAM_WIDTH = 31, RAM_BLOCK_TYPE = "AUTO" ); ram_block1a7 : cyclonev_ram_block WITH ( CLK0_CORE_CLOCK_ENABLE = "ena0", CLK0_INPUT_CLOCK_ENABLE = "ena0", CONNECTIVITY_CHECKING = "OFF", INIT_FILE = "test_neorv32.neorv32_test_setup_approm0.rtl.mif", INIT_FILE_LAYOUT = "port_a", LOGICAL_RAM_NAME = "ALTSYNCRAM", OPERATION_MODE = "rom", PORT_A_ADDRESS_WIDTH = 12, PORT_A_DATA_OUT_CLEAR = "none", PORT_A_DATA_OUT_CLOCK = "none", PORT_A_DATA_WIDTH = 1, PORT_A_FIRST_ADDRESS = 0, PORT_A_FIRST_BIT_NUMBER = 7, PORT_A_LAST_ADDRESS = 4095, PORT_A_LOGICAL_RAM_DEPTH = 4096, PORT_A_LOGICAL_RAM_WIDTH = 31, RAM_BLOCK_TYPE = "AUTO" ); ram_block1a8 : cyclonev_ram_block WITH ( CLK0_CORE_CLOCK_ENABLE = "ena0", CLK0_INPUT_CLOCK_ENABLE = "ena0", CONNECTIVITY_CHECKING = "OFF", INIT_FILE = "test_neorv32.neorv32_test_setup_approm0.rtl.mif", INIT_FILE_LAYOUT = "port_a", LOGICAL_RAM_NAME = "ALTSYNCRAM", OPERATION_MODE = "rom", PORT_A_ADDRESS_WIDTH = 12, PORT_A_DATA_OUT_CLEAR = "none", PORT_A_DATA_OUT_CLOCK = "none", PORT_A_DATA_WIDTH = 1, PORT_A_FIRST_ADDRESS = 0, PORT_A_FIRST_BIT_NUMBER = 8, PORT_A_LAST_ADDRESS = 4095, PORT_A_LOGICAL_RAM_DEPTH = 4096, PORT_A_LOGICAL_RAM_WIDTH = 31, RAM_BLOCK_TYPE = "AUTO" ); ram_block1a9 : cyclonev_ram_block WITH ( CLK0_CORE_CLOCK_ENABLE = "ena0", CLK0_INPUT_CLOCK_ENABLE = "ena0", CONNECTIVITY_CHECKING = "OFF", INIT_FILE = "test_neorv32.neorv32_test_setup_approm0.rtl.mif", INIT_FILE_LAYOUT = "port_a", LOGICAL_RAM_NAME = "ALTSYNCRAM", OPERATION_MODE = "rom", PORT_A_ADDRESS_WIDTH = 12, PORT_A_DATA_OUT_CLEAR = "none", PORT_A_DATA_OUT_CLOCK = "none", PORT_A_DATA_WIDTH = 1, PORT_A_FIRST_ADDRESS = 0, PORT_A_FIRST_BIT_NUMBER = 9, PORT_A_LAST_ADDRESS = 4095, PORT_A_LOGICAL_RAM_DEPTH = 4096, PORT_A_LOGICAL_RAM_WIDTH = 31, RAM_BLOCK_TYPE = "AUTO" ); ram_block1a10 : cyclonev_ram_block WITH ( CLK0_CORE_CLOCK_ENABLE = "ena0", CLK0_INPUT_CLOCK_ENABLE = "ena0", CONNECTIVITY_CHECKING = "OFF", INIT_FILE = "test_neorv32.neorv32_test_setup_approm0.rtl.mif", INIT_FILE_LAYOUT = "port_a", LOGICAL_RAM_NAME = "ALTSYNCRAM", OPERATION_MODE = "rom", PORT_A_ADDRESS_WIDTH = 12, PORT_A_DATA_OUT_CLEAR = "none", PORT_A_DATA_OUT_CLOCK = "none", PORT_A_DATA_WIDTH = 1, PORT_A_FIRST_ADDRESS = 0, PORT_A_FIRST_BIT_NUMBER = 10, PORT_A_LAST_ADDRESS = 4095, PORT_A_LOGICAL_RAM_DEPTH = 4096, PORT_A_LOGICAL_RAM_WIDTH = 31, RAM_BLOCK_TYPE = "AUTO" ); ram_block1a11 : cyclonev_ram_block WITH ( CLK0_CORE_CLOCK_ENABLE = "ena0", CLK0_INPUT_CLOCK_ENABLE = "ena0", CONNECTIVITY_CHECKING = "OFF", INIT_FILE = "test_neorv32.neorv32_test_setup_approm0.rtl.mif", INIT_FILE_LAYOUT = "port_a", LOGICAL_RAM_NAME = "ALTSYNCRAM", OPERATION_MODE = "rom", PORT_A_ADDRESS_WIDTH = 12, PORT_A_DATA_OUT_CLEAR = "none", PORT_A_DATA_OUT_CLOCK = "none", PORT_A_DATA_WIDTH = 1, PORT_A_FIRST_ADDRESS = 0, PORT_A_FIRST_BIT_NUMBER = 11, PORT_A_LAST_ADDRESS = 4095, PORT_A_LOGICAL_RAM_DEPTH = 4096, PORT_A_LOGICAL_RAM_WIDTH = 31, RAM_BLOCK_TYPE = "AUTO" ); ram_block1a12 : cyclonev_ram_block WITH ( CLK0_CORE_CLOCK_ENABLE = "ena0", CLK0_INPUT_CLOCK_ENABLE = "ena0", CONNECTIVITY_CHECKING = "OFF", INIT_FILE = "test_neorv32.neorv32_test_setup_approm0.rtl.mif", INIT_FILE_LAYOUT = "port_a", LOGICAL_RAM_NAME = "ALTSYNCRAM", OPERATION_MODE = "rom", PORT_A_ADDRESS_WIDTH = 12, PORT_A_DATA_OUT_CLEAR = "none", PORT_A_DATA_OUT_CLOCK = "none", PORT_A_DATA_WIDTH = 1, PORT_A_FIRST_ADDRESS = 0, PORT_A_FIRST_BIT_NUMBER = 12, PORT_A_LAST_ADDRESS = 4095, PORT_A_LOGICAL_RAM_DEPTH = 4096, PORT_A_LOGICAL_RAM_WIDTH = 31, RAM_BLOCK_TYPE = "AUTO" ); ram_block1a13 : cyclonev_ram_block WITH ( CLK0_CORE_CLOCK_ENABLE = "ena0", CLK0_INPUT_CLOCK_ENABLE = "ena0", CONNECTIVITY_CHECKING = "OFF", INIT_FILE = "test_neorv32.neorv32_test_setup_approm0.rtl.mif", INIT_FILE_LAYOUT = "port_a", LOGICAL_RAM_NAME = "ALTSYNCRAM", OPERATION_MODE = "rom", PORT_A_ADDRESS_WIDTH = 12, PORT_A_DATA_OUT_CLEAR = "none", PORT_A_DATA_OUT_CLOCK = "none", PORT_A_DATA_WIDTH = 1, PORT_A_FIRST_ADDRESS = 0, PORT_A_FIRST_BIT_NUMBER = 13, PORT_A_LAST_ADDRESS = 4095, PORT_A_LOGICAL_RAM_DEPTH = 4096, PORT_A_LOGICAL_RAM_WIDTH = 31, RAM_BLOCK_TYPE = "AUTO" ); ram_block1a14 : cyclonev_ram_block WITH ( CLK0_CORE_CLOCK_ENABLE = "ena0", CLK0_INPUT_CLOCK_ENABLE = "ena0", CONNECTIVITY_CHECKING = "OFF", INIT_FILE = "test_neorv32.neorv32_test_setup_approm0.rtl.mif", INIT_FILE_LAYOUT = "port_a", LOGICAL_RAM_NAME = "ALTSYNCRAM", OPERATION_MODE = "rom", PORT_A_ADDRESS_WIDTH = 12, PORT_A_DATA_OUT_CLEAR = "none", PORT_A_DATA_OUT_CLOCK = "none", PORT_A_DATA_WIDTH = 1, PORT_A_FIRST_ADDRESS = 0, PORT_A_FIRST_BIT_NUMBER = 14, PORT_A_LAST_ADDRESS = 4095, PORT_A_LOGICAL_RAM_DEPTH = 4096, PORT_A_LOGICAL_RAM_WIDTH = 31, RAM_BLOCK_TYPE = "AUTO" ); ram_block1a15 : cyclonev_ram_block WITH ( CLK0_CORE_CLOCK_ENABLE = "ena0", CLK0_INPUT_CLOCK_ENABLE = "ena0", CONNECTIVITY_CHECKING = "OFF", INIT_FILE = "test_neorv32.neorv32_test_setup_approm0.rtl.mif", INIT_FILE_LAYOUT = "port_a", LOGICAL_RAM_NAME = "ALTSYNCRAM", OPERATION_MODE = "rom", PORT_A_ADDRESS_WIDTH = 12, PORT_A_DATA_OUT_CLEAR = "none", PORT_A_DATA_OUT_CLOCK = "none", PORT_A_DATA_WIDTH = 1, PORT_A_FIRST_ADDRESS = 0, PORT_A_FIRST_BIT_NUMBER = 15, PORT_A_LAST_ADDRESS = 4095, PORT_A_LOGICAL_RAM_DEPTH = 4096, PORT_A_LOGICAL_RAM_WIDTH = 31, RAM_BLOCK_TYPE = "AUTO" ); ram_block1a16 : cyclonev_ram_block WITH ( CLK0_CORE_CLOCK_ENABLE = "ena0", CLK0_INPUT_CLOCK_ENABLE = "ena0", CONNECTIVITY_CHECKING = "OFF", INIT_FILE = "test_neorv32.neorv32_test_setup_approm0.rtl.mif", INIT_FILE_LAYOUT = "port_a", LOGICAL_RAM_NAME = "ALTSYNCRAM", OPERATION_MODE = "rom", PORT_A_ADDRESS_WIDTH = 12, PORT_A_DATA_OUT_CLEAR = "none", PORT_A_DATA_OUT_CLOCK = "none", PORT_A_DATA_WIDTH = 1, PORT_A_FIRST_ADDRESS = 0, PORT_A_FIRST_BIT_NUMBER = 16, PORT_A_LAST_ADDRESS = 4095, PORT_A_LOGICAL_RAM_DEPTH = 4096, PORT_A_LOGICAL_RAM_WIDTH = 31, RAM_BLOCK_TYPE = "AUTO" ); ram_block1a17 : cyclonev_ram_block WITH ( CLK0_CORE_CLOCK_ENABLE = "ena0", CLK0_INPUT_CLOCK_ENABLE = "ena0", CONNECTIVITY_CHECKING = "OFF", INIT_FILE = "test_neorv32.neorv32_test_setup_approm0.rtl.mif", INIT_FILE_LAYOUT = "port_a", LOGICAL_RAM_NAME = "ALTSYNCRAM", OPERATION_MODE = "rom", PORT_A_ADDRESS_WIDTH = 12, PORT_A_DATA_OUT_CLEAR = "none", PORT_A_DATA_OUT_CLOCK = "none", PORT_A_DATA_WIDTH = 1, PORT_A_FIRST_ADDRESS = 0, PORT_A_FIRST_BIT_NUMBER = 17, PORT_A_LAST_ADDRESS = 4095, PORT_A_LOGICAL_RAM_DEPTH = 4096, PORT_A_LOGICAL_RAM_WIDTH = 31, RAM_BLOCK_TYPE = "AUTO" ); ram_block1a18 : cyclonev_ram_block WITH ( CLK0_CORE_CLOCK_ENABLE = "ena0", CLK0_INPUT_CLOCK_ENABLE = "ena0", CONNECTIVITY_CHECKING = "OFF", INIT_FILE = "test_neorv32.neorv32_test_setup_approm0.rtl.mif", INIT_FILE_LAYOUT = "port_a", LOGICAL_RAM_NAME = "ALTSYNCRAM", OPERATION_MODE = "rom", PORT_A_ADDRESS_WIDTH = 12, PORT_A_DATA_OUT_CLEAR = "none", PORT_A_DATA_OUT_CLOCK = "none", PORT_A_DATA_WIDTH = 1, PORT_A_FIRST_ADDRESS = 0, PORT_A_FIRST_BIT_NUMBER = 18, PORT_A_LAST_ADDRESS = 4095, PORT_A_LOGICAL_RAM_DEPTH = 4096, PORT_A_LOGICAL_RAM_WIDTH = 31, RAM_BLOCK_TYPE = "AUTO" ); ram_block1a19 : cyclonev_ram_block WITH ( CLK0_CORE_CLOCK_ENABLE = "ena0", CLK0_INPUT_CLOCK_ENABLE = "ena0", CONNECTIVITY_CHECKING = "OFF", INIT_FILE = "test_neorv32.neorv32_test_setup_approm0.rtl.mif", INIT_FILE_LAYOUT = "port_a", LOGICAL_RAM_NAME = "ALTSYNCRAM", OPERATION_MODE = "rom", PORT_A_ADDRESS_WIDTH = 12, PORT_A_DATA_OUT_CLEAR = "none", PORT_A_DATA_OUT_CLOCK = "none", PORT_A_DATA_WIDTH = 1, PORT_A_FIRST_ADDRESS = 0, PORT_A_FIRST_BIT_NUMBER = 19, PORT_A_LAST_ADDRESS = 4095, PORT_A_LOGICAL_RAM_DEPTH = 4096, PORT_A_LOGICAL_RAM_WIDTH = 31, RAM_BLOCK_TYPE = "AUTO" ); ram_block1a20 : cyclonev_ram_block WITH ( CLK0_CORE_CLOCK_ENABLE = "ena0", CLK0_INPUT_CLOCK_ENABLE = "ena0", CONNECTIVITY_CHECKING = "OFF", INIT_FILE = "test_neorv32.neorv32_test_setup_approm0.rtl.mif", INIT_FILE_LAYOUT = "port_a", LOGICAL_RAM_NAME = "ALTSYNCRAM", OPERATION_MODE = "rom", PORT_A_ADDRESS_WIDTH = 12, PORT_A_DATA_OUT_CLEAR = "none", PORT_A_DATA_OUT_CLOCK = "none", PORT_A_DATA_WIDTH = 1, PORT_A_FIRST_ADDRESS = 0, PORT_A_FIRST_BIT_NUMBER = 20, PORT_A_LAST_ADDRESS = 4095, PORT_A_LOGICAL_RAM_DEPTH = 4096, PORT_A_LOGICAL_RAM_WIDTH = 31, RAM_BLOCK_TYPE = "AUTO" ); ram_block1a21 : cyclonev_ram_block WITH ( CLK0_CORE_CLOCK_ENABLE = "ena0", CLK0_INPUT_CLOCK_ENABLE = "ena0", CONNECTIVITY_CHECKING = "OFF", INIT_FILE = "test_neorv32.neorv32_test_setup_approm0.rtl.mif", INIT_FILE_LAYOUT = "port_a", LOGICAL_RAM_NAME = "ALTSYNCRAM", OPERATION_MODE = "rom", PORT_A_ADDRESS_WIDTH = 12, PORT_A_DATA_OUT_CLEAR = "none", PORT_A_DATA_OUT_CLOCK = "none", PORT_A_DATA_WIDTH = 1, PORT_A_FIRST_ADDRESS = 0, PORT_A_FIRST_BIT_NUMBER = 21, PORT_A_LAST_ADDRESS = 4095, PORT_A_LOGICAL_RAM_DEPTH = 4096, PORT_A_LOGICAL_RAM_WIDTH = 31, RAM_BLOCK_TYPE = "AUTO" ); ram_block1a22 : cyclonev_ram_block WITH ( CLK0_CORE_CLOCK_ENABLE = "ena0", CLK0_INPUT_CLOCK_ENABLE = "ena0", CONNECTIVITY_CHECKING = "OFF", INIT_FILE = "test_neorv32.neorv32_test_setup_approm0.rtl.mif", INIT_FILE_LAYOUT = "port_a", LOGICAL_RAM_NAME = "ALTSYNCRAM", OPERATION_MODE = "rom", PORT_A_ADDRESS_WIDTH = 12, PORT_A_DATA_OUT_CLEAR = "none", PORT_A_DATA_OUT_CLOCK = "none", PORT_A_DATA_WIDTH = 1, PORT_A_FIRST_ADDRESS = 0, PORT_A_FIRST_BIT_NUMBER = 22, PORT_A_LAST_ADDRESS = 4095, PORT_A_LOGICAL_RAM_DEPTH = 4096, PORT_A_LOGICAL_RAM_WIDTH = 31, RAM_BLOCK_TYPE = "AUTO" ); ram_block1a23 : cyclonev_ram_block WITH ( CLK0_CORE_CLOCK_ENABLE = "ena0", CLK0_INPUT_CLOCK_ENABLE = "ena0", CONNECTIVITY_CHECKING = "OFF", INIT_FILE = "test_neorv32.neorv32_test_setup_approm0.rtl.mif", INIT_FILE_LAYOUT = "port_a", LOGICAL_RAM_NAME = "ALTSYNCRAM", OPERATION_MODE = "rom", PORT_A_ADDRESS_WIDTH = 12, PORT_A_DATA_OUT_CLEAR = "none", PORT_A_DATA_OUT_CLOCK = "none", PORT_A_DATA_WIDTH = 1, PORT_A_FIRST_ADDRESS = 0, PORT_A_FIRST_BIT_NUMBER = 23, PORT_A_LAST_ADDRESS = 4095, PORT_A_LOGICAL_RAM_DEPTH = 4096, PORT_A_LOGICAL_RAM_WIDTH = 31, RAM_BLOCK_TYPE = "AUTO" ); ram_block1a24 : cyclonev_ram_block WITH ( CLK0_CORE_CLOCK_ENABLE = "ena0", CLK0_INPUT_CLOCK_ENABLE = "ena0", CONNECTIVITY_CHECKING = "OFF", INIT_FILE = "test_neorv32.neorv32_test_setup_approm0.rtl.mif", INIT_FILE_LAYOUT = "port_a", LOGICAL_RAM_NAME = "ALTSYNCRAM", OPERATION_MODE = "rom", PORT_A_ADDRESS_WIDTH = 12, PORT_A_DATA_OUT_CLEAR = "none", PORT_A_DATA_OUT_CLOCK = "none", PORT_A_DATA_WIDTH = 1, PORT_A_FIRST_ADDRESS = 0, PORT_A_FIRST_BIT_NUMBER = 24, PORT_A_LAST_ADDRESS = 4095, PORT_A_LOGICAL_RAM_DEPTH = 4096, PORT_A_LOGICAL_RAM_WIDTH = 31, RAM_BLOCK_TYPE = "AUTO" ); ram_block1a25 : cyclonev_ram_block WITH ( CLK0_CORE_CLOCK_ENABLE = "ena0", CLK0_INPUT_CLOCK_ENABLE = "ena0", CONNECTIVITY_CHECKING = "OFF", INIT_FILE = "test_neorv32.neorv32_test_setup_approm0.rtl.mif", INIT_FILE_LAYOUT = "port_a", LOGICAL_RAM_NAME = "ALTSYNCRAM", OPERATION_MODE = "rom", PORT_A_ADDRESS_WIDTH = 12, PORT_A_DATA_OUT_CLEAR = "none", PORT_A_DATA_OUT_CLOCK = "none", PORT_A_DATA_WIDTH = 1, PORT_A_FIRST_ADDRESS = 0, PORT_A_FIRST_BIT_NUMBER = 25, PORT_A_LAST_ADDRESS = 4095, PORT_A_LOGICAL_RAM_DEPTH = 4096, PORT_A_LOGICAL_RAM_WIDTH = 31, RAM_BLOCK_TYPE = "AUTO" ); ram_block1a26 : cyclonev_ram_block WITH ( CLK0_CORE_CLOCK_ENABLE = "ena0", CLK0_INPUT_CLOCK_ENABLE = "ena0", CONNECTIVITY_CHECKING = "OFF", INIT_FILE = "test_neorv32.neorv32_test_setup_approm0.rtl.mif", INIT_FILE_LAYOUT = "port_a", LOGICAL_RAM_NAME = "ALTSYNCRAM", OPERATION_MODE = "rom", PORT_A_ADDRESS_WIDTH = 12, PORT_A_DATA_OUT_CLEAR = "none", PORT_A_DATA_OUT_CLOCK = "none", PORT_A_DATA_WIDTH = 1, PORT_A_FIRST_ADDRESS = 0, PORT_A_FIRST_BIT_NUMBER = 26, PORT_A_LAST_ADDRESS = 4095, PORT_A_LOGICAL_RAM_DEPTH = 4096, PORT_A_LOGICAL_RAM_WIDTH = 31, RAM_BLOCK_TYPE = "AUTO" ); ram_block1a27 : cyclonev_ram_block WITH ( CLK0_CORE_CLOCK_ENABLE = "ena0", CLK0_INPUT_CLOCK_ENABLE = "ena0", CONNECTIVITY_CHECKING = "OFF", INIT_FILE = "test_neorv32.neorv32_test_setup_approm0.rtl.mif", INIT_FILE_LAYOUT = "port_a", LOGICAL_RAM_NAME = "ALTSYNCRAM", OPERATION_MODE = "rom", PORT_A_ADDRESS_WIDTH = 12, PORT_A_DATA_OUT_CLEAR = "none", PORT_A_DATA_OUT_CLOCK = "none", PORT_A_DATA_WIDTH = 1, PORT_A_FIRST_ADDRESS = 0, PORT_A_FIRST_BIT_NUMBER = 27, PORT_A_LAST_ADDRESS = 4095, PORT_A_LOGICAL_RAM_DEPTH = 4096, PORT_A_LOGICAL_RAM_WIDTH = 31, RAM_BLOCK_TYPE = "AUTO" ); ram_block1a28 : cyclonev_ram_block WITH ( CLK0_CORE_CLOCK_ENABLE = "ena0", CLK0_INPUT_CLOCK_ENABLE = "ena0", CONNECTIVITY_CHECKING = "OFF", INIT_FILE = "test_neorv32.neorv32_test_setup_approm0.rtl.mif", INIT_FILE_LAYOUT = "port_a", LOGICAL_RAM_NAME = "ALTSYNCRAM", OPERATION_MODE = "rom", PORT_A_ADDRESS_WIDTH = 12, PORT_A_DATA_OUT_CLEAR = "none", PORT_A_DATA_OUT_CLOCK = "none", PORT_A_DATA_WIDTH = 1, PORT_A_FIRST_ADDRESS = 0, PORT_A_FIRST_BIT_NUMBER = 28, PORT_A_LAST_ADDRESS = 4095, PORT_A_LOGICAL_RAM_DEPTH = 4096, PORT_A_LOGICAL_RAM_WIDTH = 31, RAM_BLOCK_TYPE = "AUTO" ); ram_block1a29 : cyclonev_ram_block WITH ( CLK0_CORE_CLOCK_ENABLE = "ena0", CLK0_INPUT_CLOCK_ENABLE = "ena0", CONNECTIVITY_CHECKING = "OFF", INIT_FILE = "test_neorv32.neorv32_test_setup_approm0.rtl.mif", INIT_FILE_LAYOUT = "port_a", LOGICAL_RAM_NAME = "ALTSYNCRAM", OPERATION_MODE = "rom", PORT_A_ADDRESS_WIDTH = 12, PORT_A_DATA_OUT_CLEAR = "none", PORT_A_DATA_OUT_CLOCK = "none", PORT_A_DATA_WIDTH = 1, PORT_A_FIRST_ADDRESS = 0, PORT_A_FIRST_BIT_NUMBER = 29, PORT_A_LAST_ADDRESS = 4095, PORT_A_LOGICAL_RAM_DEPTH = 4096, PORT_A_LOGICAL_RAM_WIDTH = 31, RAM_BLOCK_TYPE = "AUTO" ); ram_block1a30 : cyclonev_ram_block WITH ( CLK0_CORE_CLOCK_ENABLE = "ena0", CLK0_INPUT_CLOCK_ENABLE = "ena0", CONNECTIVITY_CHECKING = "OFF", INIT_FILE = "test_neorv32.neorv32_test_setup_approm0.rtl.mif", INIT_FILE_LAYOUT = "port_a", LOGICAL_RAM_NAME = "ALTSYNCRAM", OPERATION_MODE = "rom", PORT_A_ADDRESS_WIDTH = 12, PORT_A_DATA_OUT_CLEAR = "none", PORT_A_DATA_OUT_CLOCK = "none", PORT_A_DATA_WIDTH = 1, PORT_A_FIRST_ADDRESS = 0, PORT_A_FIRST_BIT_NUMBER = 30, PORT_A_LAST_ADDRESS = 4095, PORT_A_LOGICAL_RAM_DEPTH = 4096, PORT_A_LOGICAL_RAM_WIDTH = 31, RAM_BLOCK_TYPE = "AUTO" ); address_a_wire[11..0] : WIRE; BEGIN ram_block1a[30..0].clk0 = clock0; ram_block1a[30..0].ena0 = clocken0; ram_block1a[30..0].portaaddr[] = ( address_a_wire[11..0]); ram_block1a[30..0].portare = B"1111111111111111111111111111111"; address_a_wire[] = address_a[]; q_a[] = ( ram_block1a[30..0].portadataout[0..0]); END; --VALID FILE