diff --git a/proj_quartus/.qsys_edit/filters.xml b/proj_quartus/.qsys_edit/filters.xml
new file mode 100644
index 000000000..6a71b5692
--- /dev/null
+++ b/proj_quartus/.qsys_edit/filters.xml
@@ -0,0 +1,2 @@
+
+
diff --git a/proj_quartus/.qsys_edit/preferences.xml b/proj_quartus/.qsys_edit/preferences.xml
new file mode 100644
index 000000000..40ee597c2
--- /dev/null
+++ b/proj_quartus/.qsys_edit/preferences.xml
@@ -0,0 +1,13 @@
+
+
+
+
+
+
+
+
+
+
+
+
diff --git a/quartus_project/test_neorv32.qpf b/proj_quartus/bootloarder_1.qpf
similarity index 86%
rename from quartus_project/test_neorv32.qpf
rename to proj_quartus/bootloarder_1.qpf
index fc3366b20..94c99a60c 100644
--- a/quartus_project/test_neorv32.qpf
+++ b/proj_quartus/bootloarder_1.qpf
@@ -18,14 +18,14 @@
# -------------------------------------------------------------------------- #
#
# Quartus Prime
-# Version 22.1std.0 Build 915 10/25/2022 SC Standard Edition
-# Date created = 09:37:35 février 08, 2023
+# Version 22.1std.0 Build 915 10/25/2022 SC Lite Edition
+# Date created = 14:15:36 March 06, 2023
#
# -------------------------------------------------------------------------- #
QUARTUS_VERSION = "22.1"
-DATE = "09:37:35 février 08, 2023"
+DATE = "14:15:36 March 06, 2023"
# Revisions
-PROJECT_REVISION = "test_neorv32"
+PROJECT_REVISION = "test"
diff --git a/quartus_project/c5_pin_model_dump.txt b/proj_quartus/c5_pin_model_dump.txt
similarity index 100%
rename from quartus_project/c5_pin_model_dump.txt
rename to proj_quartus/c5_pin_model_dump.txt
diff --git a/proj_quartus/db/.cmp.kpt b/proj_quartus/db/.cmp.kpt
new file mode 100644
index 000000000..83cd72a0c
Binary files /dev/null and b/proj_quartus/db/.cmp.kpt differ
diff --git a/quartus_project/db/altsyncram_cc91.tdf b/proj_quartus/db/altsyncram_bg91.tdf
similarity index 89%
rename from quartus_project/db/altsyncram_cc91.tdf
rename to proj_quartus/db/altsyncram_bg91.tdf
index 3b5e4e0e5..0ece42fbd 100644
--- a/quartus_project/db/altsyncram_cc91.tdf
+++ b/proj_quartus/db/altsyncram_bg91.tdf
@@ -1,4 +1,4 @@
---altsyncram ACF_BLOCK_RAM_AND_MLAB_EQUIVALENT_PAUSED_READ_CAPABILITIES="CARE" CBX_DECLARE_ALL_CONNECTED_PORTS="OFF" CYCLONEII_M4K_COMPATIBILITY="ON" DEVICE_FAMILY="Cyclone V" INIT_FILE="test_neorv32.neorv32_test_setup_bootloader0.rtl.mif" LOW_POWER_MODE="AUTO" NUMWORDS_A=1024 OPERATION_MODE="ROM" OUTDATA_REG_A="UNREGISTERED" RAM_BLOCK_TYPE="AUTO" WIDTH_A=32 WIDTHAD_A=10 address_a clock0 clocken0 q_a CARRY_CHAIN="MANUAL" CARRY_CHAIN_LENGTH=48
+--altsyncram ACF_BLOCK_RAM_AND_MLAB_EQUIVALENT_PAUSED_READ_CAPABILITIES="CARE" CBX_DECLARE_ALL_CONNECTED_PORTS="OFF" CYCLONEII_M4K_COMPATIBILITY="ON" DEVICE_FAMILY="Cyclone V" INIT_FILE="bootloarder_1.neorv32_test_setup_bootloader0.rtl.mif" LOW_POWER_MODE="AUTO" NUMWORDS_A=1024 OPERATION_MODE="ROM" OUTDATA_REG_A="UNREGISTERED" RAM_BLOCK_TYPE="AUTO" WIDTH_A=32 WIDTHAD_A=10 address_a clock0 clocken0 q_a CARRY_CHAIN="MANUAL" CARRY_CHAIN_LENGTH=48
--VERSION_BEGIN 22.1 cbx_altera_syncram_nd_impl 2022:10:25:15:32:10:SC cbx_altsyncram 2022:10:25:15:32:10:SC cbx_cycloneii 2022:10:25:15:32:10:SC cbx_lpm_add_sub 2022:10:25:15:32:10:SC cbx_lpm_compare 2022:10:25:15:32:10:SC cbx_lpm_decode 2022:10:25:15:32:10:SC cbx_lpm_mux 2022:10:25:15:32:10:SC cbx_mgl 2022:10:25:15:42:35:SC cbx_nadder 2022:10:25:15:32:10:SC cbx_stratix 2022:10:25:15:32:10:SC cbx_stratixii 2022:10:25:15:32:10:SC cbx_stratixiii 2022:10:25:15:32:10:SC cbx_stratixv 2022:10:25:15:32:10:SC cbx_util_mgl 2022:10:25:15:32:10:SC VERSION_END
@@ -25,7 +25,7 @@ RETURNS ( dftout[8..0], eccstatus[WIDTH_ECCSTATUS-1..0], portadataout[PORT_A_DAT
--synthesis_resources = M10K 4
OPTIONS ALTERA_INTERNAL_OPTION = "OPTIMIZE_POWER_DURING_SYNTHESIS=NORMAL_COMPILATION";
-SUBDESIGN altsyncram_cc91
+SUBDESIGN altsyncram_bg91
(
address_a[9..0] : input;
clock0 : input;
@@ -38,7 +38,7 @@ VARIABLE
CLK0_CORE_CLOCK_ENABLE = "ena0",
CLK0_INPUT_CLOCK_ENABLE = "ena0",
CONNECTIVITY_CHECKING = "OFF",
- INIT_FILE = "test_neorv32.neorv32_test_setup_bootloader0.rtl.mif",
+ INIT_FILE = "bootloarder_1.neorv32_test_setup_bootloader0.rtl.mif",
INIT_FILE_LAYOUT = "port_a",
LOGICAL_RAM_NAME = "ALTSYNCRAM",
OPERATION_MODE = "rom",
@@ -58,7 +58,7 @@ VARIABLE
CLK0_CORE_CLOCK_ENABLE = "ena0",
CLK0_INPUT_CLOCK_ENABLE = "ena0",
CONNECTIVITY_CHECKING = "OFF",
- INIT_FILE = "test_neorv32.neorv32_test_setup_bootloader0.rtl.mif",
+ INIT_FILE = "bootloarder_1.neorv32_test_setup_bootloader0.rtl.mif",
INIT_FILE_LAYOUT = "port_a",
LOGICAL_RAM_NAME = "ALTSYNCRAM",
OPERATION_MODE = "rom",
@@ -78,7 +78,7 @@ VARIABLE
CLK0_CORE_CLOCK_ENABLE = "ena0",
CLK0_INPUT_CLOCK_ENABLE = "ena0",
CONNECTIVITY_CHECKING = "OFF",
- INIT_FILE = "test_neorv32.neorv32_test_setup_bootloader0.rtl.mif",
+ INIT_FILE = "bootloarder_1.neorv32_test_setup_bootloader0.rtl.mif",
INIT_FILE_LAYOUT = "port_a",
LOGICAL_RAM_NAME = "ALTSYNCRAM",
OPERATION_MODE = "rom",
@@ -98,7 +98,7 @@ VARIABLE
CLK0_CORE_CLOCK_ENABLE = "ena0",
CLK0_INPUT_CLOCK_ENABLE = "ena0",
CONNECTIVITY_CHECKING = "OFF",
- INIT_FILE = "test_neorv32.neorv32_test_setup_bootloader0.rtl.mif",
+ INIT_FILE = "bootloarder_1.neorv32_test_setup_bootloader0.rtl.mif",
INIT_FILE_LAYOUT = "port_a",
LOGICAL_RAM_NAME = "ALTSYNCRAM",
OPERATION_MODE = "rom",
@@ -118,7 +118,7 @@ VARIABLE
CLK0_CORE_CLOCK_ENABLE = "ena0",
CLK0_INPUT_CLOCK_ENABLE = "ena0",
CONNECTIVITY_CHECKING = "OFF",
- INIT_FILE = "test_neorv32.neorv32_test_setup_bootloader0.rtl.mif",
+ INIT_FILE = "bootloarder_1.neorv32_test_setup_bootloader0.rtl.mif",
INIT_FILE_LAYOUT = "port_a",
LOGICAL_RAM_NAME = "ALTSYNCRAM",
OPERATION_MODE = "rom",
@@ -138,7 +138,7 @@ VARIABLE
CLK0_CORE_CLOCK_ENABLE = "ena0",
CLK0_INPUT_CLOCK_ENABLE = "ena0",
CONNECTIVITY_CHECKING = "OFF",
- INIT_FILE = "test_neorv32.neorv32_test_setup_bootloader0.rtl.mif",
+ INIT_FILE = "bootloarder_1.neorv32_test_setup_bootloader0.rtl.mif",
INIT_FILE_LAYOUT = "port_a",
LOGICAL_RAM_NAME = "ALTSYNCRAM",
OPERATION_MODE = "rom",
@@ -158,7 +158,7 @@ VARIABLE
CLK0_CORE_CLOCK_ENABLE = "ena0",
CLK0_INPUT_CLOCK_ENABLE = "ena0",
CONNECTIVITY_CHECKING = "OFF",
- INIT_FILE = "test_neorv32.neorv32_test_setup_bootloader0.rtl.mif",
+ INIT_FILE = "bootloarder_1.neorv32_test_setup_bootloader0.rtl.mif",
INIT_FILE_LAYOUT = "port_a",
LOGICAL_RAM_NAME = "ALTSYNCRAM",
OPERATION_MODE = "rom",
@@ -178,7 +178,7 @@ VARIABLE
CLK0_CORE_CLOCK_ENABLE = "ena0",
CLK0_INPUT_CLOCK_ENABLE = "ena0",
CONNECTIVITY_CHECKING = "OFF",
- INIT_FILE = "test_neorv32.neorv32_test_setup_bootloader0.rtl.mif",
+ INIT_FILE = "bootloarder_1.neorv32_test_setup_bootloader0.rtl.mif",
INIT_FILE_LAYOUT = "port_a",
LOGICAL_RAM_NAME = "ALTSYNCRAM",
OPERATION_MODE = "rom",
@@ -198,7 +198,7 @@ VARIABLE
CLK0_CORE_CLOCK_ENABLE = "ena0",
CLK0_INPUT_CLOCK_ENABLE = "ena0",
CONNECTIVITY_CHECKING = "OFF",
- INIT_FILE = "test_neorv32.neorv32_test_setup_bootloader0.rtl.mif",
+ INIT_FILE = "bootloarder_1.neorv32_test_setup_bootloader0.rtl.mif",
INIT_FILE_LAYOUT = "port_a",
LOGICAL_RAM_NAME = "ALTSYNCRAM",
OPERATION_MODE = "rom",
@@ -218,7 +218,7 @@ VARIABLE
CLK0_CORE_CLOCK_ENABLE = "ena0",
CLK0_INPUT_CLOCK_ENABLE = "ena0",
CONNECTIVITY_CHECKING = "OFF",
- INIT_FILE = "test_neorv32.neorv32_test_setup_bootloader0.rtl.mif",
+ INIT_FILE = "bootloarder_1.neorv32_test_setup_bootloader0.rtl.mif",
INIT_FILE_LAYOUT = "port_a",
LOGICAL_RAM_NAME = "ALTSYNCRAM",
OPERATION_MODE = "rom",
@@ -238,7 +238,7 @@ VARIABLE
CLK0_CORE_CLOCK_ENABLE = "ena0",
CLK0_INPUT_CLOCK_ENABLE = "ena0",
CONNECTIVITY_CHECKING = "OFF",
- INIT_FILE = "test_neorv32.neorv32_test_setup_bootloader0.rtl.mif",
+ INIT_FILE = "bootloarder_1.neorv32_test_setup_bootloader0.rtl.mif",
INIT_FILE_LAYOUT = "port_a",
LOGICAL_RAM_NAME = "ALTSYNCRAM",
OPERATION_MODE = "rom",
@@ -258,7 +258,7 @@ VARIABLE
CLK0_CORE_CLOCK_ENABLE = "ena0",
CLK0_INPUT_CLOCK_ENABLE = "ena0",
CONNECTIVITY_CHECKING = "OFF",
- INIT_FILE = "test_neorv32.neorv32_test_setup_bootloader0.rtl.mif",
+ INIT_FILE = "bootloarder_1.neorv32_test_setup_bootloader0.rtl.mif",
INIT_FILE_LAYOUT = "port_a",
LOGICAL_RAM_NAME = "ALTSYNCRAM",
OPERATION_MODE = "rom",
@@ -278,7 +278,7 @@ VARIABLE
CLK0_CORE_CLOCK_ENABLE = "ena0",
CLK0_INPUT_CLOCK_ENABLE = "ena0",
CONNECTIVITY_CHECKING = "OFF",
- INIT_FILE = "test_neorv32.neorv32_test_setup_bootloader0.rtl.mif",
+ INIT_FILE = "bootloarder_1.neorv32_test_setup_bootloader0.rtl.mif",
INIT_FILE_LAYOUT = "port_a",
LOGICAL_RAM_NAME = "ALTSYNCRAM",
OPERATION_MODE = "rom",
@@ -298,7 +298,7 @@ VARIABLE
CLK0_CORE_CLOCK_ENABLE = "ena0",
CLK0_INPUT_CLOCK_ENABLE = "ena0",
CONNECTIVITY_CHECKING = "OFF",
- INIT_FILE = "test_neorv32.neorv32_test_setup_bootloader0.rtl.mif",
+ INIT_FILE = "bootloarder_1.neorv32_test_setup_bootloader0.rtl.mif",
INIT_FILE_LAYOUT = "port_a",
LOGICAL_RAM_NAME = "ALTSYNCRAM",
OPERATION_MODE = "rom",
@@ -318,7 +318,7 @@ VARIABLE
CLK0_CORE_CLOCK_ENABLE = "ena0",
CLK0_INPUT_CLOCK_ENABLE = "ena0",
CONNECTIVITY_CHECKING = "OFF",
- INIT_FILE = "test_neorv32.neorv32_test_setup_bootloader0.rtl.mif",
+ INIT_FILE = "bootloarder_1.neorv32_test_setup_bootloader0.rtl.mif",
INIT_FILE_LAYOUT = "port_a",
LOGICAL_RAM_NAME = "ALTSYNCRAM",
OPERATION_MODE = "rom",
@@ -338,7 +338,7 @@ VARIABLE
CLK0_CORE_CLOCK_ENABLE = "ena0",
CLK0_INPUT_CLOCK_ENABLE = "ena0",
CONNECTIVITY_CHECKING = "OFF",
- INIT_FILE = "test_neorv32.neorv32_test_setup_bootloader0.rtl.mif",
+ INIT_FILE = "bootloarder_1.neorv32_test_setup_bootloader0.rtl.mif",
INIT_FILE_LAYOUT = "port_a",
LOGICAL_RAM_NAME = "ALTSYNCRAM",
OPERATION_MODE = "rom",
@@ -358,7 +358,7 @@ VARIABLE
CLK0_CORE_CLOCK_ENABLE = "ena0",
CLK0_INPUT_CLOCK_ENABLE = "ena0",
CONNECTIVITY_CHECKING = "OFF",
- INIT_FILE = "test_neorv32.neorv32_test_setup_bootloader0.rtl.mif",
+ INIT_FILE = "bootloarder_1.neorv32_test_setup_bootloader0.rtl.mif",
INIT_FILE_LAYOUT = "port_a",
LOGICAL_RAM_NAME = "ALTSYNCRAM",
OPERATION_MODE = "rom",
@@ -378,7 +378,7 @@ VARIABLE
CLK0_CORE_CLOCK_ENABLE = "ena0",
CLK0_INPUT_CLOCK_ENABLE = "ena0",
CONNECTIVITY_CHECKING = "OFF",
- INIT_FILE = "test_neorv32.neorv32_test_setup_bootloader0.rtl.mif",
+ INIT_FILE = "bootloarder_1.neorv32_test_setup_bootloader0.rtl.mif",
INIT_FILE_LAYOUT = "port_a",
LOGICAL_RAM_NAME = "ALTSYNCRAM",
OPERATION_MODE = "rom",
@@ -398,7 +398,7 @@ VARIABLE
CLK0_CORE_CLOCK_ENABLE = "ena0",
CLK0_INPUT_CLOCK_ENABLE = "ena0",
CONNECTIVITY_CHECKING = "OFF",
- INIT_FILE = "test_neorv32.neorv32_test_setup_bootloader0.rtl.mif",
+ INIT_FILE = "bootloarder_1.neorv32_test_setup_bootloader0.rtl.mif",
INIT_FILE_LAYOUT = "port_a",
LOGICAL_RAM_NAME = "ALTSYNCRAM",
OPERATION_MODE = "rom",
@@ -418,7 +418,7 @@ VARIABLE
CLK0_CORE_CLOCK_ENABLE = "ena0",
CLK0_INPUT_CLOCK_ENABLE = "ena0",
CONNECTIVITY_CHECKING = "OFF",
- INIT_FILE = "test_neorv32.neorv32_test_setup_bootloader0.rtl.mif",
+ INIT_FILE = "bootloarder_1.neorv32_test_setup_bootloader0.rtl.mif",
INIT_FILE_LAYOUT = "port_a",
LOGICAL_RAM_NAME = "ALTSYNCRAM",
OPERATION_MODE = "rom",
@@ -438,7 +438,7 @@ VARIABLE
CLK0_CORE_CLOCK_ENABLE = "ena0",
CLK0_INPUT_CLOCK_ENABLE = "ena0",
CONNECTIVITY_CHECKING = "OFF",
- INIT_FILE = "test_neorv32.neorv32_test_setup_bootloader0.rtl.mif",
+ INIT_FILE = "bootloarder_1.neorv32_test_setup_bootloader0.rtl.mif",
INIT_FILE_LAYOUT = "port_a",
LOGICAL_RAM_NAME = "ALTSYNCRAM",
OPERATION_MODE = "rom",
@@ -458,7 +458,7 @@ VARIABLE
CLK0_CORE_CLOCK_ENABLE = "ena0",
CLK0_INPUT_CLOCK_ENABLE = "ena0",
CONNECTIVITY_CHECKING = "OFF",
- INIT_FILE = "test_neorv32.neorv32_test_setup_bootloader0.rtl.mif",
+ INIT_FILE = "bootloarder_1.neorv32_test_setup_bootloader0.rtl.mif",
INIT_FILE_LAYOUT = "port_a",
LOGICAL_RAM_NAME = "ALTSYNCRAM",
OPERATION_MODE = "rom",
@@ -478,7 +478,7 @@ VARIABLE
CLK0_CORE_CLOCK_ENABLE = "ena0",
CLK0_INPUT_CLOCK_ENABLE = "ena0",
CONNECTIVITY_CHECKING = "OFF",
- INIT_FILE = "test_neorv32.neorv32_test_setup_bootloader0.rtl.mif",
+ INIT_FILE = "bootloarder_1.neorv32_test_setup_bootloader0.rtl.mif",
INIT_FILE_LAYOUT = "port_a",
LOGICAL_RAM_NAME = "ALTSYNCRAM",
OPERATION_MODE = "rom",
@@ -498,7 +498,7 @@ VARIABLE
CLK0_CORE_CLOCK_ENABLE = "ena0",
CLK0_INPUT_CLOCK_ENABLE = "ena0",
CONNECTIVITY_CHECKING = "OFF",
- INIT_FILE = "test_neorv32.neorv32_test_setup_bootloader0.rtl.mif",
+ INIT_FILE = "bootloarder_1.neorv32_test_setup_bootloader0.rtl.mif",
INIT_FILE_LAYOUT = "port_a",
LOGICAL_RAM_NAME = "ALTSYNCRAM",
OPERATION_MODE = "rom",
@@ -518,7 +518,7 @@ VARIABLE
CLK0_CORE_CLOCK_ENABLE = "ena0",
CLK0_INPUT_CLOCK_ENABLE = "ena0",
CONNECTIVITY_CHECKING = "OFF",
- INIT_FILE = "test_neorv32.neorv32_test_setup_bootloader0.rtl.mif",
+ INIT_FILE = "bootloarder_1.neorv32_test_setup_bootloader0.rtl.mif",
INIT_FILE_LAYOUT = "port_a",
LOGICAL_RAM_NAME = "ALTSYNCRAM",
OPERATION_MODE = "rom",
@@ -538,7 +538,7 @@ VARIABLE
CLK0_CORE_CLOCK_ENABLE = "ena0",
CLK0_INPUT_CLOCK_ENABLE = "ena0",
CONNECTIVITY_CHECKING = "OFF",
- INIT_FILE = "test_neorv32.neorv32_test_setup_bootloader0.rtl.mif",
+ INIT_FILE = "bootloarder_1.neorv32_test_setup_bootloader0.rtl.mif",
INIT_FILE_LAYOUT = "port_a",
LOGICAL_RAM_NAME = "ALTSYNCRAM",
OPERATION_MODE = "rom",
@@ -558,7 +558,7 @@ VARIABLE
CLK0_CORE_CLOCK_ENABLE = "ena0",
CLK0_INPUT_CLOCK_ENABLE = "ena0",
CONNECTIVITY_CHECKING = "OFF",
- INIT_FILE = "test_neorv32.neorv32_test_setup_bootloader0.rtl.mif",
+ INIT_FILE = "bootloarder_1.neorv32_test_setup_bootloader0.rtl.mif",
INIT_FILE_LAYOUT = "port_a",
LOGICAL_RAM_NAME = "ALTSYNCRAM",
OPERATION_MODE = "rom",
@@ -578,7 +578,7 @@ VARIABLE
CLK0_CORE_CLOCK_ENABLE = "ena0",
CLK0_INPUT_CLOCK_ENABLE = "ena0",
CONNECTIVITY_CHECKING = "OFF",
- INIT_FILE = "test_neorv32.neorv32_test_setup_bootloader0.rtl.mif",
+ INIT_FILE = "bootloarder_1.neorv32_test_setup_bootloader0.rtl.mif",
INIT_FILE_LAYOUT = "port_a",
LOGICAL_RAM_NAME = "ALTSYNCRAM",
OPERATION_MODE = "rom",
@@ -598,7 +598,7 @@ VARIABLE
CLK0_CORE_CLOCK_ENABLE = "ena0",
CLK0_INPUT_CLOCK_ENABLE = "ena0",
CONNECTIVITY_CHECKING = "OFF",
- INIT_FILE = "test_neorv32.neorv32_test_setup_bootloader0.rtl.mif",
+ INIT_FILE = "bootloarder_1.neorv32_test_setup_bootloader0.rtl.mif",
INIT_FILE_LAYOUT = "port_a",
LOGICAL_RAM_NAME = "ALTSYNCRAM",
OPERATION_MODE = "rom",
@@ -618,7 +618,7 @@ VARIABLE
CLK0_CORE_CLOCK_ENABLE = "ena0",
CLK0_INPUT_CLOCK_ENABLE = "ena0",
CONNECTIVITY_CHECKING = "OFF",
- INIT_FILE = "test_neorv32.neorv32_test_setup_bootloader0.rtl.mif",
+ INIT_FILE = "bootloarder_1.neorv32_test_setup_bootloader0.rtl.mif",
INIT_FILE_LAYOUT = "port_a",
LOGICAL_RAM_NAME = "ALTSYNCRAM",
OPERATION_MODE = "rom",
@@ -638,7 +638,7 @@ VARIABLE
CLK0_CORE_CLOCK_ENABLE = "ena0",
CLK0_INPUT_CLOCK_ENABLE = "ena0",
CONNECTIVITY_CHECKING = "OFF",
- INIT_FILE = "test_neorv32.neorv32_test_setup_bootloader0.rtl.mif",
+ INIT_FILE = "bootloarder_1.neorv32_test_setup_bootloader0.rtl.mif",
INIT_FILE_LAYOUT = "port_a",
LOGICAL_RAM_NAME = "ALTSYNCRAM",
OPERATION_MODE = "rom",
@@ -658,7 +658,7 @@ VARIABLE
CLK0_CORE_CLOCK_ENABLE = "ena0",
CLK0_INPUT_CLOCK_ENABLE = "ena0",
CONNECTIVITY_CHECKING = "OFF",
- INIT_FILE = "test_neorv32.neorv32_test_setup_bootloader0.rtl.mif",
+ INIT_FILE = "bootloarder_1.neorv32_test_setup_bootloader0.rtl.mif",
INIT_FILE_LAYOUT = "port_a",
LOGICAL_RAM_NAME = "ALTSYNCRAM",
OPERATION_MODE = "rom",
diff --git a/quartus_project/db/altsyncram_c6q1.tdf b/proj_quartus/db/altsyncram_c6q1.tdf
similarity index 100%
rename from quartus_project/db/altsyncram_c6q1.tdf
rename to proj_quartus/db/altsyncram_c6q1.tdf
diff --git a/quartus_project/db/altsyncram_o6q1.tdf b/proj_quartus/db/altsyncram_o6q1.tdf
similarity index 100%
rename from quartus_project/db/altsyncram_o6q1.tdf
rename to proj_quartus/db/altsyncram_o6q1.tdf
diff --git a/quartus_project/db/altsyncram_u2n1.tdf b/proj_quartus/db/altsyncram_u2n1.tdf
similarity index 100%
rename from quartus_project/db/altsyncram_u2n1.tdf
rename to proj_quartus/db/altsyncram_u2n1.tdf
diff --git a/quartus_project/db/test_neorv32.map.logdb b/proj_quartus/db/bootloarder_1.map_bb.logdb
similarity index 100%
rename from quartus_project/db/test_neorv32.map.logdb
rename to proj_quartus/db/bootloarder_1.map_bb.logdb
diff --git a/proj_quartus/db/bootloarder_1.neorv32_test_setup_bootloader0.rtl.mif b/proj_quartus/db/bootloarder_1.neorv32_test_setup_bootloader0.rtl.mif
new file mode 100644
index 000000000..e1f8760b4
--- /dev/null
+++ b/proj_quartus/db/bootloarder_1.neorv32_test_setup_bootloader0.rtl.mif
@@ -0,0 +1,1032 @@
+WIDTH=32;
+DEPTH=1024;
+
+ADDRESS_RADIX=UNS;
+DATA_RADIX=BIN;
+
+CONTENT BEGIN
+ 0 : 00110000000000000101000001110011;
+ 1 : 00110000010000000001000001110011;
+ 2 : 00000000000000000000000010111010;
+ 3 : 00001110000000001000000010110010;
+ 4 : 00110000010100001001000001110011;
+ 5 : 10000000000000010000000100111010;
+ 6 : 00011110100000010000000100110010;
+ 7 : 10000000000000010000000110111010;
+ 8 : 01111110010000011000000110110010;
+ 9 : 00000000000000000000001000110010;
+ 10 : 00000000000000000000001010110010;
+ 11 : 00000000000000000000001100110010;
+ 12 : 00000000000000000000001110110010;
+ 13 : 00000000000000000000010000110010;
+ 14 : 00000000000000000000010010110010;
+ 15 : 00000000000000000000100000110010;
+ 16 : 00000000000000000000100010110010;
+ 17 : 00000000000000000000100100110010;
+ 18 : 00000000000000000000100110110010;
+ 19 : 00000000000000000000101000110010;
+ 20 : 00000000000000000000101010110010;
+ 21 : 00000000000000000000101100110010;
+ 22 : 00000000000000000000101110110010;
+ 23 : 00000000000000000000110000110010;
+ 24 : 00000000000000000000110010110010;
+ 25 : 00000000000000000000110100110010;
+ 26 : 00000000000000000000110110110010;
+ 27 : 00000000000000000000111000110010;
+ 28 : 00000000000000000000111010110010;
+ 29 : 00000000000000000000111100110010;
+ 30 : 00000000000000000000111110110010;
+ 31 : 00000000000000000001010110111010;
+ 32 : 11110011000001011000010110110010;
+ 33 : 10000000000000010000011000111010;
+ 34 : 11110111110001100000011000110010;
+ 35 : 10000000000000010000011010111010;
+ 36 : 11110111010001101000011010110010;
+ 37 : 00000000110001011000111001110001;
+ 38 : 00000000110101100101110001110001;
+ 39 : 00000000000001011010011100110000;
+ 40 : 00000000111001100010000000110001;
+ 41 : 00000000010001011000010110110010;
+ 42 : 00000000010001100000011000110010;
+ 43 : 11111110110111111111000001111101;
+ 44 : 10000000000000010000011100111010;
+ 45 : 11110101000001110000011100110010;
+ 46 : 10000000100000011000011110110010;
+ 47 : 00000000111101110101100001110001;
+ 48 : 00000000000001110010000000110001;
+ 49 : 00000000010001110000011100110010;
+ 50 : 11111111010111111111000001111101;
+ 51 : 00000000000000000000010100110010;
+ 52 : 00000000000000000000010110110010;
+ 53 : 00000110000000000000000011111101;
+ 54 : 00110000010000000001000001110011;
+ 55 : 00110100000001010001000001110011;
+ 56 : 00010000010100000000000001110011;
+ 57 : 00000000000000000000000001111101;
+ 58 : 11111111100000010000000100110010;
+ 59 : 00000000100000010010000000110001;
+ 60 : 00000000100100010010001000110001;
+ 61 : 00110100001000000010010001110011;
+ 62 : 00000010000001000100011001110001;
+ 63 : 00110100000100000010010001110011;
+ 64 : 00000000000001000001010010110000;
+ 65 : 00000000001101001111010010110010;
+ 66 : 00000000001001000000010000110010;
+ 67 : 00110100000101000001000001110011;
+ 68 : 00000000001100000000010000110010;
+ 69 : 00000000100101000001100001110001;
+ 70 : 00110100000100000010010001110011;
+ 71 : 00000000001001000000010000110010;
+ 72 : 00110100000101000001000001110011;
+ 73 : 00000000000000010010010000110000;
+ 74 : 00000000010000010010010010110000;
+ 75 : 00000000100000010000000100110010;
+ 76 : 00110000001000000000000001110011;
+ 77 : 11111011000000010000000100110010;
+ 78 : 00000100100100010010001000110001;
+ 79 : 10000000000000000000010010111011;
+ 80 : 00000000000001001010001000110001;
+ 81 : 10000000000000000000011110111011;
+ 82 : 00000000000001111010000000110001;
+ 83 : 11111111111111110000011110111011;
+ 84 : 00000100000100010010011000110001;
+ 85 : 00000100100000010010010000110001;
+ 86 : 00000101001000010010000000110001;
+ 87 : 00000011001100010010111000110001;
+ 88 : 00000011010000010010110000110001;
+ 89 : 00000011010100010010101000110001;
+ 90 : 00000011011000010010100000110001;
+ 91 : 00000011011100010010011000110001;
+ 92 : 00000011100000010010010000110001;
+ 93 : 00000011100100010010001000110001;
+ 94 : 00000011101000010010000000110001;
+ 95 : 00000001101100010010111000110001;
+ 96 : 01111010110001111000011110110010;
+ 97 : 00110000010101111001000001110011;
+ 98 : 11111110100000000010011110110000;
+ 99 : 00000000000010000000011100111011;
+ 100 : 00000000111001111111011110110011;
+ 101 : 00000000000001111000100001110001;
+ 102 : 11111010000000000010010000110001;
+ 103 : 00010000000100000000011110110010;
+ 104 : 11111010111100000010010000110001;
+ 105 : 11111110100000000010011110110000;
+ 106 : 01000000000000000000011100111011;
+ 107 : 00000000111001111111011110110011;
+ 108 : 00000110000001111000100001110001;
+ 109 : 11110100000000000010000000110001;
+ 110 : 11110100000000000010010000110001;
+ 111 : 00000000000000000110011110111011;
+ 112 : 11110100000000000010011000110001;
+ 113 : 00100000010101111000011110110010;
+ 114 : 11110100111100000010000000110001;
+ 115 : 11110100000000000010010000110001;
+ 116 : 11110100000000000010011000110001;
+ 117 : 11110100000000000010011110110000;
+ 118 : 00000000111001111111011110110011;
+ 119 : 11111110000001111001110011110001;
+ 120 : 11110100000000000010011110110000;
+ 121 : 00000010000000000000011100111011;
+ 122 : 00000000111001111110011110110011;
+ 123 : 11110100111100000010000000110001;
+ 124 : 11110100000000000010011110110000;
+ 125 : 00001000000000000000011100111011;
+ 126 : 00000000111001111110011110110011;
+ 127 : 11110100111100000010000000110001;
+ 128 : 11110100000000000010011110110000;
+ 129 : 11111110000111111110011100111011;
+ 130 : 01000011111101110000011100110010;
+ 131 : 00000000111001111111011110110011;
+ 132 : 00000000100000000001011100111011;
+ 133 : 01100000000001110000011100110010;
+ 134 : 00000000111001111110011110110011;
+ 135 : 11110100111100000010000000110001;
+ 136 : 11111110100000000010011110110000;
+ 137 : 00000000000000010000011100111011;
+ 138 : 00000000111001111111011110110011;
+ 139 : 00000000000001111000100001110001;
+ 140 : 00000000000100000000011110110010;
+ 141 : 11111100111100000010010000110001;
+ 142 : 11111100000000000010011000110001;
+ 143 : 11111010000000000010000000110001;
+ 144 : 11111110000000000010011010110000;
+ 145 : 00000000000000001001011110111011;
+ 146 : 11111111111111110111011000111011;
+ 147 : 00000000000000000000011100110010;
+ 148 : 01011111111101111000011110110010;
+ 149 : 10100000000001100000011000110010;
+ 150 : 00011110110101111110011001110001;
+ 151 : 00000000000000000001011010111011;
+ 152 : 00000000000000000000011110110010;
+ 153 : 11111111111001101000011010110010;
+ 154 : 00011110111001101110100001110001;
+ 155 : 11111111111101110000011100110010;
+ 156 : 00000001100001111001011110110010;
+ 157 : 00000000111001111110011110110011;
+ 158 : 00010000000000000000011100111011;
+ 159 : 00000000111001111110011110110011;
+ 160 : 11111010111100000010000000110001;
+ 161 : 11111110100000000010011110110000;
+ 162 : 00000000000000100000011100111011;
+ 163 : 00000000111001111111011110110011;
+ 164 : 00000010000001111000011001110001;
+ 165 : 11111000000000000010100000110001;
+ 166 : 11111000000000000010101000110001;
+ 167 : 11111110000000000010011110110000;
+ 168 : 00000000001001111101011110110010;
+ 169 : 11111000111100000010110000110001;
+ 170 : 11111000000000000010111000110001;
+ 171 : 00001000000000000000011110110010;
+ 172 : 00110000010001111001000001110011;
+ 173 : 00000000100000000000011110110010;
+ 174 : 00110000000001111010000001110011;
+ 175 : 11111111111111110001010100111011;
+ 176 : 11011010100001010000010100110010;
+ 177 : 01000011010000000000000011111101;
+ 178 : 11110001001100000010010101110011;
+ 179 : 00111011100000000000000011111101;
+ 180 : 11111111111111110001010100111011;
+ 181 : 11011110000001010000010100110010;
+ 182 : 01000010000000000000000011111101;
+ 183 : 11111110010000000010010100110000;
+ 184 : 00111010010000000000000011111101;
+ 185 : 11111111111111110001010100111011;
+ 186 : 11011110100001010000010100110010;
+ 187 : 01000000110000000000000011111101;
+ 188 : 11111110000000000010010100110000;
+ 189 : 00111001000000000000000011111101;
+ 190 : 11111111111111110001010100111011;
+ 191 : 11011111000001010000010100110010;
+ 192 : 00111111100000000000000011111101;
+ 193 : 00110000000100000010010101110011;
+ 194 : 00110111110000000000000011111101;
+ 195 : 11111111111111110001010100111011;
+ 196 : 11011111100001010000010100110010;
+ 197 : 00111110010000000000000011111101;
+ 198 : 11111100000000000010010101110011;
+ 199 : 00110110100000000000000011111101;
+ 200 : 11111111111111110001010100111011;
+ 201 : 11011111110001010000010100110010;
+ 202 : 00111101000000000000000011111101;
+ 203 : 11111110100000000010010100110000;
+ 204 : 11111111111111110001010000111011;
+ 205 : 11111111111111110001100100111011;
+ 206 : 00110100110000000000000011111101;
+ 207 : 11111111111111110001010100111011;
+ 208 : 11100000010001010000010100110010;
+ 209 : 00111011010000000000000011111101;
+ 210 : 11111111100000000010010100110000;
+ 211 : 00110011100000000000000011111101;
+ 212 : 11100000110001000000010100110010;
+ 213 : 00111010010000000000000011111101;
+ 214 : 11111111000000000010010100110000;
+ 215 : 00110010100000000000000011111101;
+ 216 : 11111111111111110001010100111011;
+ 217 : 11100001100001010000010100110010;
+ 218 : 00111001000000000000000011111101;
+ 219 : 11111111110000000010010100110000;
+ 220 : 00110001010000000000000011111101;
+ 221 : 11100000110001000000010100110010;
+ 222 : 00111000000000000000000011111101;
+ 223 : 11111111010000000010010100110000;
+ 224 : 00110000010000000000000011111101;
+ 225 : 11011010010010010000010100110010;
+ 226 : 00110111000000000000000011111101;
+ 227 : 11111110100000000010011110110000;
+ 228 : 00000000000000100000011100111011;
+ 229 : 00000000111001111111011110110011;
+ 230 : 00000100000001111000110001110001;
+ 231 : 11111111111111110001010100111011;
+ 232 : 11100010000001010000010100110010;
+ 233 : 00110101010000000000000011111101;
+ 234 : 00101011000000000000000011111101;
+ 235 : 11111110000000000010010000110000;
+ 236 : 00000000000001000000101000111011;
+ 237 : 00000000000000000010101010111011;
+ 238 : 00000000001101000001010000110010;
+ 239 : 00000000101001000000100110110011;
+ 240 : 00000000100010011011010000110011;
+ 241 : 00000000101101000000010000110011;
+ 242 : 11111110100000000010011110110000;
+ 243 : 00000001010001111111011110110011;
+ 244 : 00001010000001111000011001110001;
+ 245 : 11111010000000000010011110110000;
+ 246 : 00000001010101111111011110110011;
+ 247 : 00001010000001111001000001110001;
+ 248 : 11111111111111110001010100111011;
+ 249 : 11111010010000000010011110110000;
+ 250 : 11100100110001010000010100110010;
+ 251 : 00110000110000000000000011111101;
+ 252 : 11111111111111110001101000111011;
+ 253 : 11100101100010100000010100110010;
+ 254 : 00110000000000000000000011111101;
+ 255 : 00000110110000000000101010110010;
+ 256 : 00000111001100000000101110110010;
+ 257 : 00000110010100000000110000110010;
+ 258 : 00000110100000000000110010110010;
+ 259 : 11111111111111110001011110111011;
+ 260 : 11101101100001111000010100110010;
+ 261 : 00101110010000000000000011111101;
+ 262 : 11111010010000000010010000110000;
+ 263 : 11111110000001000101111011110001;
+ 264 : 00001111111101000111010000110010;
+ 265 : 00000000000001000000010100110010;
+ 266 : 00100100010000000000000011111101;
+ 267 : 11011010010010010000010100110010;
+ 268 : 00101100100000000000000011111101;
+ 269 : 00000111001000000000011110110010;
+ 270 : 00000110111101000001011001110001;
+ 271 : 11111111111111110000001010111011;
+ 272 : 00000000000000101000000001111001;
+ 273 : 00000000000101110000011100110010;
+ 274 : 00000001000001110001011100110010;
+ 275 : 00000000110001101000011010110011;
+ 276 : 00000001000001110101011100110010;
+ 277 : 11100000010111111111000001111101;
+ 278 : 11111111111001111000011000110010;
+ 279 : 00001111110101100111011000110010;
+ 280 : 00000000000001100001101001110001;
+ 281 : 00000000001101110101011100110010;
+ 282 : 00000000000101111000011110110010;
+ 283 : 00001111111101111111011110110010;
+ 284 : 11011111100111111111000001111101;
+ 285 : 00000000000101110101011100110010;
+ 286 : 11111111000111111111000001111101;
+ 287 : 00011101110000000000000011111101;
+ 288 : 11110100100001011110010011110001;
+ 289 : 00000000101101000001010001110001;
+ 290 : 11110101001101010110000011110001;
+ 291 : 00000000000100000000010100110010;
+ 292 : 01100110100000000000000011111101;
+ 293 : 11011010010010010000010100110010;
+ 294 : 00100110000000000000000011111101;
+ 295 : 00000000000000000000010100110010;
+ 296 : 00000100110100000000000011111101;
+ 297 : 00011001010101000000001001110001;
+ 298 : 00000010100010101110001001110001;
+ 299 : 00011001100001000000001001110001;
+ 300 : 11100101100010100000010100110010;
+ 301 : 00000011100101000000111001110001;
+ 302 : 00000011111100000000011110110010;
+ 303 : 00011000111101000000100001110001;
+ 304 : 11111111111111110001010100111011;
+ 305 : 11110111110001010000010100110010;
+ 306 : 00000010100000000000000001111101;
+ 307 : 00000111010100000000011110110010;
+ 308 : 00000010111101000000010001110001;
+ 309 : 00000111100000000000011110110010;
+ 310 : 00010110111101000000011001110001;
+ 311 : 11111111011101000001001011110001;
+ 312 : 00000000010001001010010000110000;
+ 313 : 00000010000001000001000001110001;
+ 314 : 11111111111111110001010100111011;
+ 315 : 11101110000001010000010100110010;
+ 316 : 00100000100000000000000011111101;
+ 317 : 11110001100111111111000001111101;
+ 318 : 00000000000000000000010100110010;
+ 319 : 01011111110000000000000011111101;
+ 320 : 11110000110111111111000001111101;
+ 321 : 11111111111111110001010100111011;
+ 322 : 11101111110001010000010100110010;
+ 323 : 00011110110000000000000011111101;
+ 324 : 00000000000001000000010100110010;
+ 325 : 00010111000000000000000011111101;
+ 326 : 11111111111111110001010100111011;
+ 327 : 11110000010001010000010100110010;
+ 328 : 00011101100000000000000011111101;
+ 329 : 00000000010000000000010100111011;
+ 330 : 00010101110000000000000011111101;
+ 331 : 11111111111111110001010100111011;
+ 332 : 11110001110001010000010100110010;
+ 333 : 00011100010000000000000011111101;
+ 334 : 11111010010000000010100110110000;
+ 335 : 11111110000010011101111011110001;
+ 336 : 00001111111110011111100110110010;
+ 337 : 00000000000010011000010100110010;
+ 338 : 00010010010000000000000011111101;
+ 339 : 00000111100100000000011110110010;
+ 340 : 11101010111110011001111011110001;
+ 341 : 01010110000000000000000011111101;
+ 342 : 00000000000001010000011001110001;
+ 343 : 00000000001100000000010100110010;
+ 344 : 00011111000000000000000011111101;
+ 345 : 11111111111111110001010100111011;
+ 346 : 11110010100001010000010100110010;
+ 347 : 00011000110000000000000011111101;
+ 348 : 00000001000001000101101100110010;
+ 349 : 00000000010000000000100110111011;
+ 350 : 00000000000000010000110110111011;
+ 351 : 11111111111100000000110100110010;
+ 352 : 01001110000000000000000011111101;
+ 353 : 01000001000000000000000011111101;
+ 354 : 00001101100000000000010100110010;
+ 355 : 00111011010000000000000011111101;
+ 356 : 00000000000010011000010100110010;
+ 357 : 00111100010000000000000011111101;
+ 358 : 00111001010000000000000011111101;
+ 359 : 01001110010000000000000011111101;
+ 360 : 00000000000101010111010100110010;
+ 361 : 11111110000001010001110011110001;
+ 362 : 11111111111110110000101100110010;
+ 363 : 00000001101110011000100110110011;
+ 364 : 11111101101010110001100011110001;
+ 365 : 11111111000000000010011010110000;
+ 366 : 00000000010000000000100110111011;
+ 367 : 00000000000000000000110100110010;
+ 368 : 00000000000000000000110110110010;
+ 369 : 00000000110010011000011110110010;
+ 370 : 00000000110111010000011100110011;
+ 371 : 00000000000001110010010110110000;
+ 372 : 00000000111111010000010100110011;
+ 373 : 00000000110100010010011000110001;
+ 374 : 00000000101111011000110110110011;
+ 375 : 01100111110000000000000011111101;
+ 376 : 00000000010000000000011110111011;
+ 377 : 00000000010011010000110100110010;
+ 378 : 00000000110000010010011010110000;
+ 379 : 00000000110001111000011110110010;
+ 380 : 11111100100011010110110011110001;
+ 381 : 01000111100010001101010110111011;
+ 382 : 10101111111001011000010110110010;
+ 383 : 00000000010000000000010100111011;
+ 384 : 01100101100000000000000011111101;
+ 385 : 00000000000001000000010110110010;
+ 386 : 00000000010010011000010100110010;
+ 387 : 01100100110000000000000011111101;
+ 388 : 00000000100010011000010100110010;
+ 389 : 01000001101100000000010110110011;
+ 390 : 01100100000000000000000011111101;
+ 391 : 11111111111111110001010100111011;
+ 392 : 11011000110001010000010100110010;
+ 393 : 11101100110111111111000001111101;
+ 394 : 00000000000100000000010100110010;
+ 395 : 11101101000111111111000001111101;
+ 396 : 00000000010001001010011110110000;
+ 397 : 11100110000001111001010011110001;
+ 398 : 11111111111111110001010100111011;
+ 399 : 11110011100001010000010100110010;
+ 400 : 11101011000111111111000001111101;
+ 401 : 00000000000100000000010100110010;
+ 402 : 11100101100111111111000001111101;
+ 403 : 11111111111111110001010100111011;
+ 404 : 11110100100001010000010100110010;
+ 405 : 11101001110111111111000001111101;
+ 406 : 11111001010000000010010110110000;
+ 407 : 11111001000000000010010100110000;
+ 408 : 11111001010000000010011110110000;
+ 409 : 11111110111101011001101011110001;
+ 410 : 00000000000000001000000001111001;
+ 411 : 00000000000001000000011100111011;
+ 412 : 11111010000000000010011110110000;
+ 413 : 00000000111001111111011110110011;
+ 414 : 11111110000001111001110011110001;
+ 415 : 11111010101000000010001000110001;
+ 416 : 00000000000000001000000001111001;
+ 417 : 11111110000000010000000100110010;
+ 418 : 00000001001000010010100000110001;
+ 419 : 00000000000001010000100100110010;
+ 420 : 00000011000000000000010100110010;
+ 421 : 00000000000100010010111000110001;
+ 422 : 00000000100000010010110000110001;
+ 423 : 00000000100100010010101000110001;
+ 424 : 00000001001100010010011000110001;
+ 425 : 11111100100111111111000011111101;
+ 426 : 00000111100000000000010100110010;
+ 427 : 11111111111111110001010010111011;
+ 428 : 11111011110111111111000011111101;
+ 429 : 00000001110000000000010000110010;
+ 430 : 11111000100001001000010010110010;
+ 431 : 11111111110000000000100110110010;
+ 432 : 00000000100010010101011110110011;
+ 433 : 00000000111101111111011110110010;
+ 434 : 00000000111101001000011110110011;
+ 435 : 00000000000001111100010100110000;
+ 436 : 11111111110001000000010000110010;
+ 437 : 11111001100111111111000011111101;
+ 438 : 11111111001101000001010011110001;
+ 439 : 00000001110000010010000010110000;
+ 440 : 00000001100000010010010000110000;
+ 441 : 00000001010000010010010010110000;
+ 442 : 00000001000000010010100100110000;
+ 443 : 00000000110000010010100110110000;
+ 444 : 00000010000000010000000100110010;
+ 445 : 00000000000000001000000001111001;
+ 446 : 11111111000000010000000100110010;
+ 447 : 00000000100000010010010000110001;
+ 448 : 00000001001000010010000000110001;
+ 449 : 00000000000100010010011000110001;
+ 450 : 00000000100100010010001000110001;
+ 451 : 00000000000001010000010000110010;
+ 452 : 00000000101000000000100100110010;
+ 453 : 00000000000001000100010010110000;
+ 454 : 00000000000101000000010000110010;
+ 455 : 00000000000001001001111001110001;
+ 456 : 00000000110000010010000010110000;
+ 457 : 00000000100000010010010000110000;
+ 458 : 00000000010000010010010010110000;
+ 459 : 00000000000000010010100100110000;
+ 460 : 00000001000000010000000100110010;
+ 461 : 00000000000000001000000001111001;
+ 462 : 00000001001001001001011001110001;
+ 463 : 00000000110100000000010100110010;
+ 464 : 11110010110111111111000011111101;
+ 465 : 00000000000001001000010100110010;
+ 466 : 11110010010111111111000011111101;
+ 467 : 11111100100111111111000001111101;
+ 468 : 11111111000000010000000100110010;
+ 469 : 00000000100000010010010000110001;
+ 470 : 00000000000001010000010000110010;
+ 471 : 11111111111111110001010100111011;
+ 472 : 11010100010001010000010100110010;
+ 473 : 00000000000100010010011000110001;
+ 474 : 11111001000111111111000011111101;
+ 475 : 00000000001001000001011110110010;
+ 476 : 11111111111111110001010100111011;
+ 477 : 00000000100001111000011110110011;
+ 478 : 11111001100001010000010100110010;
+ 479 : 00000000111101010000010100110011;
+ 480 : 11110111100111111111000011111101;
+ 481 : 00000000100000000000011110110010;
+ 482 : 00110000000001111011000001110011;
+ 483 : 11111110100000000010011110110000;
+ 484 : 00000000000000010000011100111011;
+ 485 : 00000000111001111111011110110011;
+ 486 : 00000000000001111000100001110001;
+ 487 : 00000000000100000000011110110010;
+ 488 : 11111100111100000010010000110001;
+ 489 : 11111100000000000010011000110001;
+ 490 : 00000000000000000000000001111101;
+ 491 : 11111011000000010000000100110010;
+ 492 : 00000100000100010010011000110001;
+ 493 : 00000100010100010010010000110001;
+ 494 : 00000100011000010010001000110001;
+ 495 : 00000100011100010010000000110001;
+ 496 : 00000010100000010010111000110001;
+ 497 : 00000010100100010010110000110001;
+ 498 : 00000010101000010010101000110001;
+ 499 : 00000010101100010010100000110001;
+ 500 : 00000010110000010010011000110001;
+ 501 : 00000010110100010010010000110001;
+ 502 : 00000010111000010010001000110001;
+ 503 : 00000010111100010010000000110001;
+ 504 : 00000001000000010010111000110001;
+ 505 : 00000001000100010010110000110001;
+ 506 : 00000001110000010010101000110001;
+ 507 : 00000001110100010010100000110001;
+ 508 : 00000001111000010010011000110001;
+ 509 : 00000001111100010010010000110001;
+ 510 : 00110100001000000010010011110011;
+ 511 : 10000000000000000000011110111011;
+ 512 : 00000000011101111000011110110010;
+ 513 : 00001010111101001001011001110001;
+ 514 : 11111110100000000010011110110000;
+ 515 : 00000000000000010000011100111011;
+ 516 : 00000000111001111111011110110011;
+ 517 : 00000000000001111000100001110001;
+ 518 : 11111100100000000010011110110000;
+ 519 : 00000000000101111100011110110010;
+ 520 : 11111100111100000010010000110001;
+ 521 : 11111110100000000010011110110000;
+ 522 : 00000000000000100000011100111011;
+ 523 : 00000000111001111111011110110011;
+ 524 : 00000010000001111000100001110001;
+ 525 : 11100010010111111111000011111101;
+ 526 : 11111110000000000010011110110000;
+ 527 : 11111111111100000000011100110010;
+ 528 : 11111000111000000010110000110001;
+ 529 : 00000000001001111101011110110010;
+ 530 : 00000000101001111000010100110011;
+ 531 : 00000000111101010011011110110011;
+ 532 : 00000000101101111000011110110011;
+ 533 : 11111000111100000010111000110001;
+ 534 : 11111000101000000010110000110001;
+ 535 : 00000000000000000000000000110010;
+ 536 : 00000011110000010010010000110000;
+ 537 : 00000100110000010010000010110000;
+ 538 : 00000100100000010010001010110000;
+ 539 : 00000100010000010010001100110000;
+ 540 : 00000100000000010010001110110000;
+ 541 : 00000011100000010010010010110000;
+ 542 : 00000011010000010010010100110000;
+ 543 : 00000011000000010010010110110000;
+ 544 : 00000010110000010010011000110000;
+ 545 : 00000010100000010010011010110000;
+ 546 : 00000010010000010010011100110000;
+ 547 : 00000010000000010010011110110000;
+ 548 : 00000001110000010010100000110000;
+ 549 : 00000001100000010010100010110000;
+ 550 : 00000001010000010010111000110000;
+ 551 : 00000001000000010010111010110000;
+ 552 : 00000000110000010010111100110000;
+ 553 : 00000000100000010010111110110000;
+ 554 : 00000101000000010000000100110010;
+ 555 : 00110000001000000000000001110011;
+ 556 : 00000000011100000000011110110010;
+ 557 : 00000000111101001001110001110001;
+ 558 : 10000000000000000000011110111011;
+ 559 : 00000000000001111010011110110000;
+ 560 : 00000000000001111000011001110001;
+ 561 : 00000000000100000000010100110010;
+ 562 : 11101000100111111111000011111101;
+ 563 : 00110100000100000010010001110011;
+ 564 : 11111110100000000010011110110000;
+ 565 : 00000000000001000000011100111011;
+ 566 : 00000000111001111111011110110011;
+ 567 : 00000100000001111000001001110001;
+ 568 : 11111111111111110001010100111011;
+ 569 : 11010100110001010000010100110010;
+ 570 : 11100001000111111111000011111101;
+ 571 : 00000000000001001000010100110010;
+ 572 : 11011001010111111111000011111101;
+ 573 : 00000010000000000000010100110010;
+ 574 : 11010111010111111111000011111101;
+ 575 : 00000000000001000000010100110010;
+ 576 : 11011000010111111111000011111101;
+ 577 : 00000010000000000000010100110010;
+ 578 : 11010110010111111111000011111101;
+ 579 : 00110100001100000010010101110011;
+ 580 : 11010111010111111111000011111101;
+ 581 : 11111111111111110001010100111011;
+ 582 : 11011010010001010000010100110010;
+ 583 : 11011101110111111111000011111101;
+ 584 : 00000000010001000000010000110010;
+ 585 : 00110100000101000001000001110011;
+ 586 : 11110011100111111111000001111101;
+ 587 : 11111010100000000000011100110010;
+ 588 : 00000000000001110010011110110000;
+ 589 : 11111011111101111111011110110010;
+ 590 : 00000000111101110010000000110001;
+ 591 : 00000000000000001000000001111001;
+ 592 : 11111010101000000010011000110001;
+ 593 : 11111010100000000010011110110000;
+ 594 : 11111110000001111100111011110001;
+ 595 : 11111010110000000010010100110000;
+ 596 : 00001111111101010111010100110010;
+ 597 : 00000000000000001000000001111001;
+ 598 : 11111111000000010000000100110010;
+ 599 : 00000000100000010010010000110001;
+ 600 : 00000000000001010000010000110010;
+ 601 : 00000001000001010101010100110010;
+ 602 : 00001111111101010111010100110010;
+ 603 : 00000000000100010010011000110001;
+ 604 : 11111101000111111111000011111101;
+ 605 : 00000000100001000101010100110010;
+ 606 : 00001111111101010111010100110010;
+ 607 : 11111100010111111111000011111101;
+ 608 : 00001111111101000111010100110010;
+ 609 : 00000000100000010010010000110000;
+ 610 : 00000000110000010010000010110000;
+ 611 : 00000001000000010000000100110010;
+ 612 : 11111011000111111111000001111101;
+ 613 : 11111010100000000000011100110010;
+ 614 : 00000000000001110010011110110000;
+ 615 : 11111000011101111111011110110010;
+ 616 : 00000100000001111110011110110010;
+ 617 : 00000000111101110010000000110001;
+ 618 : 00000000000000001000000001111001;
+ 619 : 11111101000000010000000100110010;
+ 620 : 00000010100000010010010000110001;
+ 621 : 00000011001000010010000000110001;
+ 622 : 00000001001100010010111000110001;
+ 623 : 00000001010000010010110000110001;
+ 624 : 00000010000100010010011000110001;
+ 625 : 00000010100100010010001000110001;
+ 626 : 00000000000001010000100110110010;
+ 627 : 00000000000001011000100100110010;
+ 628 : 00000000000000000000010000110010;
+ 629 : 00000000010000000000101000110010;
+ 630 : 00000100000010011001010001110001;
+ 631 : 00000000010000000000011100110010;
+ 632 : 11111010010000000010011110110000;
+ 633 : 11111110000001111101111011110001;
+ 634 : 00000000110000010000011010110010;
+ 635 : 00000000100001101000011010110011;
+ 636 : 00000000111101101000000000110001;
+ 637 : 00000000000101000000010000110010;
+ 638 : 11111110111001000001010011110001;
+ 639 : 00000010110000010010000010110000;
+ 640 : 00000010100000010010010000110000;
+ 641 : 00000000110000010010010100110000;
+ 642 : 00000010010000010010010010110000;
+ 643 : 00000010000000010010100100110000;
+ 644 : 00000001110000010010100110110000;
+ 645 : 00000001100000010010101000110000;
+ 646 : 00000011000000010000000100110010;
+ 647 : 00000000000000001000000001111001;
+ 648 : 11110111010111111111000011111101;
+ 649 : 00000000001100000000010100110010;
+ 650 : 00000001001001000000010010110011;
+ 651 : 11110001010111111111000011111101;
+ 652 : 00000000000001001000010100110010;
+ 653 : 11110010010111111111000011111101;
+ 654 : 00000000000000000000010100110010;
+ 655 : 11110000010111111111000011111101;
+ 656 : 00000000000001010000010010110010;
+ 657 : 11101110100111111111000011111101;
+ 658 : 00000000110000010000011110110010;
+ 659 : 00000000100001111000011110110011;
+ 660 : 00000000100101111000000000110001;
+ 661 : 00000000000101000000010000110010;
+ 662 : 11111001010001000001000011110001;
+ 663 : 11111010000111111111000001111101;
+ 664 : 11111111000000010000000100110010;
+ 665 : 00000000000100010010011000110001;
+ 666 : 11110010110111111111000011111101;
+ 667 : 00000000011000000000010100110010;
+ 668 : 11101101000111111111000011111101;
+ 669 : 00000000110000010010000010110000;
+ 670 : 00000001000000010000000100110010;
+ 671 : 11101011000111111111000001111101;
+ 672 : 11111110000000010000000100110010;
+ 673 : 00000000000100010010111000110001;
+ 674 : 11110000110111111111000011111101;
+ 675 : 00000000010100000000010100110010;
+ 676 : 11101011000111111111000011111101;
+ 677 : 00000000000000000000010100110010;
+ 678 : 11101010100111111111000011111101;
+ 679 : 00000000101000010010011000110001;
+ 680 : 11101000110111111111000011111101;
+ 681 : 00000001110000010010000010110000;
+ 682 : 00000000110000010010010100110000;
+ 683 : 00000010000000010000000100110010;
+ 684 : 00000000000000001000000001111001;
+ 685 : 11111111000000010000000100110010;
+ 686 : 00000000000100010010011000110001;
+ 687 : 11111010010111111111000011111101;
+ 688 : 11111100000111111111000011111101;
+ 689 : 00000000001001010111011110110010;
+ 690 : 11111111111100000000010100110010;
+ 691 : 00000010000001111000000001110001;
+ 692 : 11101100010111111111000011111101;
+ 693 : 00000000010000000000010100110010;
+ 694 : 11100110100111111111000011111101;
+ 695 : 11100101000111111111000011111101;
+ 696 : 11111010000111111111000011111101;
+ 697 : 00000001111001010001010100110010;
+ 698 : 01000001111101010101010100110010;
+ 699 : 00000000110000010010000010110000;
+ 700 : 00000001000000010000000100110010;
+ 701 : 00000000000000001000000001111001;
+ 702 : 11111101000000010000000100110010;
+ 703 : 00000001011000010010100000110001;
+ 704 : 00000000000100000000011110110010;
+ 705 : 10000000000000000000101100111011;
+ 706 : 00000010100000010010010000110001;
+ 707 : 00000010000100010010011000110001;
+ 708 : 00000010100100010010001000110001;
+ 709 : 00000011001000010010000000110001;
+ 710 : 00000001001100010010111000110001;
+ 711 : 00000001010000010010110000110001;
+ 712 : 00000001010100010010101000110001;
+ 713 : 00000001011100010010011000110001;
+ 714 : 00000001100000010010010000110001;
+ 715 : 00000000111110110010000000110001;
+ 716 : 00000000000001010000010000110010;
+ 717 : 00000010000001010001100001110001;
+ 718 : 11111111111111110001010100111011;
+ 719 : 11010101100001010000010100110010;
+ 720 : 10111011100111111111000011111101;
+ 721 : 00000000010000000000010110111011;
+ 722 : 00000000000001000000010100110010;
+ 723 : 11100110000111111111000011111101;
+ 724 : 01000111100010001101011110111011;
+ 725 : 10101111111001111000011110110010;
+ 726 : 00000100111101010000100001110001;
+ 727 : 00000000000000000000010100110010;
+ 728 : 00000011100000000000000001111101;
+ 729 : 11111111111111110001010100111011;
+ 730 : 11010111100001010000010100110010;
+ 731 : 10111000110111111111000011111101;
+ 732 : 00000000010000000000010100111011;
+ 733 : 10110001000111111111000011111101;
+ 734 : 11111111111111110001010100111011;
+ 735 : 11011000010001010000010100110010;
+ 736 : 10110111100111111111000011111101;
+ 737 : 11111110100000000010011110110000;
+ 738 : 00000000000010000000011100111011;
+ 739 : 00000000111001111111011110110011;
+ 740 : 00000000000001111001011001110001;
+ 741 : 00000000001100000000010100110010;
+ 742 : 10111011100111111111000011111101;
+ 743 : 11110001100111111111000011111101;
+ 744 : 11111010000001010000001011110001;
+ 745 : 11111111000111111111000001111101;
+ 746 : 00000000010000000000100110111011;
+ 747 : 00000000010010011000010110110010;
+ 748 : 00000000000001000000010100110010;
+ 749 : 11011111100111111111000011111101;
+ 750 : 00000000000001010000101000110010;
+ 751 : 00000000100010011000010110110010;
+ 752 : 00000000000001000000010100110010;
+ 753 : 11011110100111111111000011111101;
+ 754 : 11111111000000000010110000110000;
+ 755 : 00000000000001010000101010110010;
+ 756 : 11111111110010100111101110110010;
+ 757 : 00000000000000000000100100110010;
+ 758 : 00000000000000000000010010110010;
+ 759 : 00000000110010011000100110110010;
+ 760 : 00000001001110010000010110110011;
+ 761 : 00000101011110010001110001110001;
+ 762 : 00000001010101001000010010110011;
+ 763 : 00000000001000000000010100110010;
+ 764 : 11111010000001001001010011110001;
+ 765 : 11111111111111110001010100111011;
+ 766 : 11011000110001010000010100110010;
+ 767 : 10101111110111111111000011111101;
+ 768 : 00000010110000010010000010110000;
+ 769 : 00000010100000010010010000110000;
+ 770 : 10000000000000000000011110111011;
+ 771 : 00000001010001111010001000110001;
+ 772 : 00000000000010110010000000110001;
+ 773 : 00000010010000010010010010110000;
+ 774 : 00000010000000010010100100110000;
+ 775 : 00000001110000010010100110110000;
+ 776 : 00000001100000010010101000110000;
+ 777 : 00000001010000010010101010110000;
+ 778 : 00000001000000010010101100110000;
+ 779 : 00000000110000010010101110110000;
+ 780 : 00000000100000010010110000110000;
+ 781 : 00000011000000010000000100110010;
+ 782 : 00000000000000001000000001111001;
+ 783 : 00000000000001000000010100110010;
+ 784 : 11010110110111111111000011111101;
+ 785 : 00000001001011000000011110110011;
+ 786 : 00000000101001001000010010110011;
+ 787 : 00000000101001111010000000110001;
+ 788 : 00000000010010010000100100110010;
+ 789 : 11111000110111111111000001111101;
+ 790 : 11111101000000010000000100110010;
+ 791 : 00000010100000010010010000110001;
+ 792 : 00000010100100010010001000110001;
+ 793 : 00000001001100010010111000110001;
+ 794 : 00000010000100010010011000110001;
+ 795 : 00000011001000010010000000110001;
+ 796 : 00000001010000010010110000110001;
+ 797 : 00000000000001010000010010110010;
+ 798 : 00000000101100010010011000110001;
+ 799 : 00000000000000000000010000110010;
+ 800 : 00000000010000000000100110110010;
+ 801 : 00000000110000010000011110110010;
+ 802 : 00000000100001111000011110110011;
+ 803 : 00000000000001111100101000110000;
+ 804 : 11011101000111111111000011111101;
+ 805 : 11010000000111111111000011111101;
+ 806 : 00000000001000000000010100110010;
+ 807 : 11001010010111111111000011111101;
+ 808 : 00000000100001001000100100110011;
+ 809 : 00000000000010010000010100110010;
+ 810 : 11001011000111111111000011111101;
+ 811 : 00000000000010100000010100110010;
+ 812 : 11001001000111111111000011111101;
+ 813 : 11000111100111111111000011111101;
+ 814 : 11011100100111111111000011111101;
+ 815 : 00000000000101010111010100110010;
+ 816 : 11111110000001010001110011110001;
+ 817 : 00000000000101000000010000110010;
+ 818 : 11111011001101000001111011110001;
+ 819 : 00000010110000010010000010110000;
+ 820 : 00000010100000010010010000110000;
+ 821 : 00000010010000010010010010110000;
+ 822 : 00000010000000010010100100110000;
+ 823 : 00000001110000010010100110110000;
+ 824 : 00000001100000010010101000110000;
+ 825 : 00000011000000010000000100110010;
+ 826 : 00000000000000001000000001111001;
+ 827 : 11111111000000010000000100110010;
+ 828 : 00000000000100010010011000110001;
+ 829 : 00000000100000010010010000110001;
+ 830 : 00000000100000000000011110110010;
+ 831 : 00110000000001111011000001110011;
+ 832 : 11111111000000000010010000110000;
+ 833 : 00000000000001010000010001110001;
+ 834 : 01000000010000000000010000111011;
+ 835 : 11111111111111110001010100111011;
+ 836 : 11011001000001010000010100110010;
+ 837 : 10011110010111111111000011111101;
+ 838 : 00000000000001000000010100110010;
+ 839 : 10010110100111111111000011111101;
+ 840 : 11111111111111110001010100111011;
+ 841 : 11011010000001010000010100110010;
+ 842 : 10011101000111111111000011111101;
+ 843 : 00000000000000010000011100111011;
+ 844 : 11111010000000000010011110110000;
+ 845 : 11111110000001111100111011110001;
+ 846 : 00000000111001111111011110110011;
+ 847 : 11111110000001111000101011110001;
+ 848 : 00000000000001000000000011111001;
+ 849 : 01010010010001010000101000111000;
+ 850 : 00000000000000000101111101010010;
+ 851 : 01010010010100100100010100010100;
+ 852 : 01000011010110000100010101111110;
+ 853 : 00000000000000000000000000000001;
+ 854 : 01101001011000010111011101100000;
+ 855 : 01100111011011100110100101001011;
+ 856 : 01101111011001010110111000000001;
+ 857 : 00110010001100110111011001010011;
+ 858 : 01100101011110000110010101111110;
+ 859 : 01101110011010010110001000011101;
+ 860 : 00100000001011100010111000011101;
+ 861 : 00000000000000000000000000000000;
+ 862 : 01100100011000010110111101001100;
+ 863 : 00100000011001110110111001100101;
+ 864 : 00000000000000000100000000000101;
+ 865 : 00101110001011100010111000100101;
+ 866 : 00000000000000000000000000010100;
+ 867 : 00000000000000000100101101111100;
+ 868 : 01110100011011110110111101010000;
+ 869 : 00100000011001110110111001100101;
+ 870 : 01101101011011110111001001011001;
+ 871 : 00000000000000000000000000000001;
+ 872 : 00001010001011100010111000011101;
+ 873 : 00000000000000000000000000010100;
+ 874 : 00111100000010100000101000010100;
+ 875 : 01000101010011100010000000001111;
+ 876 : 00110011010101100101001001111100;
+ 877 : 01101111010000100010000000010011;
+ 878 : 01101111011011000111010001111101;
+ 879 : 01110010011001010110010001100001;
+ 880 : 00001010001111100011111000000001;
+ 881 : 01000100010011000100001000010100;
+ 882 : 01001101001000000011101001011010;
+ 883 : 00100000001000000111001001100001;
+ 884 : 00110000001100100010000000001011;
+ 885 : 01001000000010100011001100010011;
+ 886 : 00100000001110100101011001111010;
+ 887 : 00000000000000000000000000000001;
+ 888 : 01000100010010010100001100010100;
+ 889 : 00000000001000000010000000010111;
+ 890 : 01001011010011000100001100010100;
+ 891 : 00000000001000000010000000010111;
+ 892 : 01000001010100110100100100010100;
+ 893 : 00000000001000000010000000010111;
+ 894 : 00000000001000000010101100000001;
+ 895 : 01000011010011110101001100010100;
+ 896 : 00000000001000000010000000010111;
+ 897 : 01000101010011010100100100010100;
+ 898 : 00000000001000000011101001101100;
+ 899 : 01110100011110010110001000000001;
+ 900 : 01000000001000000111001101101001;
+ 901 : 00000000000000000000000000000000;
+ 902 : 01000101010011010100010000010100;
+ 903 : 00000000001000000011101001101100;
+ 904 : 01110100011101010100000100010100;
+ 905 : 01101111011011110110001001111101;
+ 906 : 01101110011010010010000001001011;
+ 907 : 00101110011100110011100000000001;
+ 908 : 01100101011100100101000000000001;
+ 909 : 01100001001000000111001101110011;
+ 910 : 01101011001000000111100101011101;
+ 911 : 01110100001000000111100101101001;
+ 912 : 01100010011000010010000001111101;
+ 913 : 00101110011101000111001001111101;
+ 914 : 00000000000000000000000000010100;
+ 915 : 01110010011011110110001001100000;
+ 916 : 00101110011001000110010101001011;
+ 917 : 00000000000000000000101000010100;
+ 918 : 01101001011000010111011001100000;
+ 919 : 01101100011000100110000101001101;
+ 920 : 01001101010000110010000001101001;
+ 921 : 00001010001110100111001101001000;
+ 922 : 00100000001110100110100000000001;
+ 923 : 01110000011011000110010101000100;
+ 924 : 00111010011100100010000000010100;
+ 925 : 01110011011001010101001000000001;
+ 926 : 01110100011100100110000101001011;
+ 927 : 00111010011101010010000000010100;
+ 928 : 01101100011100000101010100000001;
+ 929 : 00001010011001000110000101111101;
+ 930 : 00100000001110100111001100000001;
+ 931 : 01110010011011110111010001110010;
+ 932 : 01101111011101000010000001101001;
+ 933 : 01100001011011000110011000000001;
+ 934 : 00100000000010100110100001110011;
+ 935 : 01001100001000000011101001001101;
+ 936 : 00100000011001000110000101111101;
+ 937 : 01101101011011110111001001011001;
+ 938 : 01100001011011000110011000000001;
+ 939 : 00100000000010100110100001110011;
+ 940 : 01000010001000000011101001000111;
+ 941 : 00100000011101000110111101111101;
+ 942 : 01101101011011110111001001011001;
+ 943 : 01100001011011000110011000000001;
+ 944 : 00101000001000000110100001110011;
+ 945 : 00101001010100000100100101000110;
+ 946 : 00111010011001010010000000010100;
+ 947 : 01100101011110000100010100000001;
+ 948 : 01100101011101000111010101110001;
+ 949 : 00000000000000000000000000000000;
+ 950 : 01000100010011010100001100010100;
+ 951 : 00000000001000000011111000010111;
+ 952 : 01100101001000000110111101011100;
+ 953 : 01110101011000110110010101000111;
+ 954 : 01101100011000100110000101001011;
+ 955 : 01110110011000010010000001101001;
+ 956 : 01100001011011000110100101100001;
+ 957 : 00101110011001010110110001010001;
+ 958 : 00000000000000000000000000000000;
+ 959 : 01110100011010010111001001111010;
+ 960 : 00000000000000000010000001101001;
+ 961 : 01110100011110010110001000000001;
+ 962 : 01110100001000000111001101101001;
+ 963 : 01010000010100110010000001111101;
+ 964 : 01101100011001100010000001100100;
+ 965 : 00100000011010000111001101100001;
+ 966 : 00000000000000000010000001000000;
+ 967 : 01111001001010000010000000111111;
+ 968 : 00100000001010010110111000111101;
+ 969 : 00000000000000000000000000000000;
+ 970 : 01100001011011000100011000010100;
+ 971 : 01101110011010010110100001110011;
+ 972 : 00101110001011100010111001111001;
+ 973 : 00000000000000000000000000000001;
+ 974 : 01100101001000000110111101011100;
+ 975 : 01110101011000110110010101000111;
+ 976 : 01101100011000100110000101001011;
+ 977 : 00000000000000000010111001101001;
+ 978 : 00100000001010010110001100000101;
+ 979 : 01010011001000000111100101010001;
+ 980 : 01101000011100000110010101001011;
+ 981 : 01001110001000000110111001100001;
+ 982 : 01101001011101000110110001111101;
+ 983 : 01100111000010100110011101011101;
+ 984 : 01110101011010000111010001100101;
+ 985 : 01101111011000110010111001010001;
+ 986 : 01110100011100110010111101101101;
+ 987 : 01110100011011000110111101011101;
+ 988 : 00101111011001110110111001100101;
+ 989 : 01110010011011110110010101011101;
+ 990 : 00000000001100100011001101011011;
+ 991 : 01100001011101100110111001100100;
+ 992 : 00100000011001000110100101001101;
+ 993 : 00000000010001000100110101110000;
+ 994 : 00110011001100100011000100000011;
+ 995 : 00110111001101100011010100001011;
+ 996 : 01100010011000010011100100000111;
+ 997 : 01100110011001010110010001110001;
+ 998 : 00000000010001010101100001101000;
+ 999 : 01011010010010010101001100000000;
+ 1000 : 01001000010000110000000001101000;
+ 1001 : 01000110000000000101001101110100;
+ 1002 : 00000000010010000101001101001100;
+ 1003 : 00000000000000000000000000000000;
+ 1004 : 00000000000000000000000000000000;
+ 1005 : 00000000000000000000000000000000;
+ 1006 : 00000000000000000000000000000000;
+ 1007 : 00000000000000000000000000000000;
+ 1008 : 00000000000000000000000000000000;
+ 1009 : 00000000000000000000000000000000;
+ 1010 : 00000000000000000000000000000000;
+ 1011 : 00000000000000000000000000000000;
+ 1012 : 00000000000000000000000000000000;
+ 1013 : 00000000000000000000000000000000;
+ 1014 : 00000000000000000000000000000000;
+ 1015 : 00000000000000000000000000000000;
+ 1016 : 00000000000000000000000000000000;
+ 1017 : 00000000000000000000000000000000;
+ 1018 : 00000000000000000000000000000000;
+ 1019 : 00000000000000000000000000000000;
+ 1020 : 00000000000000000000000000000000;
+ 1021 : 00000000000000000000000000000000;
+ 1022 : 00000000000000000000000000000000;
+ 1023 : 00000000000000000000000000000000;
+END;
diff --git a/quartus_project/db/test_neorv32.smp_dump.txt b/proj_quartus/db/bootloarder_1.smp_dump.txt
similarity index 69%
rename from quartus_project/db/test_neorv32.smp_dump.txt
rename to proj_quartus/db/bootloarder_1.smp_dump.txt
index 044c1cab7..2fe4d0af1 100644
--- a/quartus_project/db/test_neorv32.smp_dump.txt
+++ b/proj_quartus/db/bootloarder_1.smp_dump.txt
@@ -1,5 +1,13 @@
-State Machine - |neorv32_test_setup_approm|neorv32_top:neorv32_top_inst|neorv32_busswitch:neorv32_busswitch_inst|arbiter.state
+State Machine - |neorv32_test_setup_bootloader|neorv32_top:neorv32_top_inst|neorv32_uart:\neorv32_uart0_inst_true:neorv32_uart0_inst|tx_engine.state
+Name tx_engine.state.S_TX_SIM tx_engine.state.S_TX_TRANSMIT tx_engine.state.S_TX_CHECK tx_engine.state.S_TX_GET tx_engine.state.S_TX_IDLE
+tx_engine.state.S_TX_IDLE 0 0 0 0 0
+tx_engine.state.S_TX_GET 0 0 0 1 1
+tx_engine.state.S_TX_CHECK 0 0 1 0 1
+tx_engine.state.S_TX_TRANSMIT 0 1 0 0 1
+tx_engine.state.S_TX_SIM 1 0 0 0 1
+
+State Machine - |neorv32_test_setup_bootloader|neorv32_top:neorv32_top_inst|neorv32_busswitch:neorv32_busswitch_inst|arbiter.state
Name arbiter.state.B_RETIRE arbiter.state.B_BUSY arbiter.state.A_RETIRE arbiter.state.A_BUSY arbiter.state.IDLE
arbiter.state.IDLE 0 0 0 0 0
arbiter.state.A_BUSY 0 0 0 1 1
@@ -7,19 +15,19 @@ arbiter.state.A_RETIRE 0 0 1 0 1
arbiter.state.B_BUSY 0 1 0 0 1
arbiter.state.B_RETIRE 1 0 0 0 1
-State Machine - |neorv32_test_setup_approm|neorv32_top:neorv32_top_inst|neorv32_cpu:neorv32_cpu_inst|neorv32_cpu_alu:neorv32_cpu_alu_inst|neorv32_cpu_cp_muldiv:\neorv32_cpu_cp_muldiv_inst_true:neorv32_cpu_cp_muldiv_inst|ctrl.state
+State Machine - |neorv32_test_setup_bootloader|neorv32_top:neorv32_top_inst|neorv32_cpu:neorv32_cpu_inst|neorv32_cpu_alu:neorv32_cpu_alu_inst|neorv32_cpu_cp_muldiv:\neorv32_cpu_cp_muldiv_inst_true:neorv32_cpu_cp_muldiv_inst|ctrl.state
Name ctrl.state.S_DONE ctrl.state.S_BUSY ctrl.state.S_IDLE
ctrl.state.S_IDLE 0 0 0
ctrl.state.S_BUSY 0 1 1
ctrl.state.S_DONE 1 0 1
-State Machine - |neorv32_test_setup_approm|neorv32_top:neorv32_top_inst|neorv32_cpu:neorv32_cpu_inst|neorv32_cpu_control:neorv32_cpu_control_inst|debug_ctrl.state
+State Machine - |neorv32_test_setup_bootloader|neorv32_top:neorv32_top_inst|neorv32_cpu:neorv32_cpu_inst|neorv32_cpu_control:neorv32_cpu_control_inst|debug_ctrl.state
Name debug_ctrl.state.DEBUG_LEAVING debug_ctrl.state.DEBUG_ONLINE debug_ctrl.state.DEBUG_OFFLINE
debug_ctrl.state.DEBUG_OFFLINE 0 0 0
debug_ctrl.state.DEBUG_ONLINE 0 1 1
debug_ctrl.state.DEBUG_LEAVING 1 0 1
-State Machine - |neorv32_test_setup_approm|neorv32_top:neorv32_top_inst|neorv32_cpu:neorv32_cpu_inst|neorv32_cpu_control:neorv32_cpu_control_inst|execute_engine.state_prev2
+State Machine - |neorv32_test_setup_bootloader|neorv32_top:neorv32_top_inst|neorv32_cpu:neorv32_cpu_inst|neorv32_cpu_control:neorv32_cpu_control_inst|execute_engine.state_prev2
Name execute_engine.state_prev2.MEM_WAIT execute_engine.state_prev2.MEM_REQ execute_engine.state_prev2.SYSTEM execute_engine.state_prev2.BRANCH execute_engine.state_prev2.ALU_WAIT execute_engine.state_prev2.EXECUTE execute_engine.state_prev2.TRAP_EXECUTE execute_engine.state_prev2.TRAP_EXIT execute_engine.state_prev2.TRAP_ENTER execute_engine.state_prev2.DISPATCH execute_engine.state_prev2.BRANCHED
execute_engine.state_prev2.BRANCHED 0 0 0 0 0 0 0 0 0 0 0
execute_engine.state_prev2.DISPATCH 0 0 0 0 0 0 0 0 0 1 1
@@ -33,7 +41,7 @@ execute_engine.state_prev2.SYSTEM 0 0 1 0 0 0 0 0 0 0 1
execute_engine.state_prev2.MEM_REQ 0 1 0 0 0 0 0 0 0 0 1
execute_engine.state_prev2.MEM_WAIT 1 0 0 0 0 0 0 0 0 0 1
-State Machine - |neorv32_test_setup_approm|neorv32_top:neorv32_top_inst|neorv32_cpu:neorv32_cpu_inst|neorv32_cpu_control:neorv32_cpu_control_inst|execute_engine.state_prev
+State Machine - |neorv32_test_setup_bootloader|neorv32_top:neorv32_top_inst|neorv32_cpu:neorv32_cpu_inst|neorv32_cpu_control:neorv32_cpu_control_inst|execute_engine.state_prev
Name execute_engine.state_prev.MEM_WAIT execute_engine.state_prev.MEM_REQ execute_engine.state_prev.SYSTEM execute_engine.state_prev.BRANCH execute_engine.state_prev.ALU_WAIT execute_engine.state_prev.EXECUTE execute_engine.state_prev.TRAP_EXECUTE execute_engine.state_prev.TRAP_EXIT execute_engine.state_prev.TRAP_ENTER execute_engine.state_prev.DISPATCH execute_engine.state_prev.BRANCHED
execute_engine.state_prev.BRANCHED 0 0 0 0 0 0 0 0 0 0 0
execute_engine.state_prev.DISPATCH 0 0 0 0 0 0 0 0 0 1 1
@@ -47,7 +55,7 @@ execute_engine.state_prev.SYSTEM 0 0 1 0 0 0 0 0 0 0 1
execute_engine.state_prev.MEM_REQ 0 1 0 0 0 0 0 0 0 0 1
execute_engine.state_prev.MEM_WAIT 1 0 0 0 0 0 0 0 0 0 1
-State Machine - |neorv32_test_setup_approm|neorv32_top:neorv32_top_inst|neorv32_cpu:neorv32_cpu_inst|neorv32_cpu_control:neorv32_cpu_control_inst|execute_engine.state
+State Machine - |neorv32_test_setup_bootloader|neorv32_top:neorv32_top_inst|neorv32_cpu:neorv32_cpu_inst|neorv32_cpu_control:neorv32_cpu_control_inst|execute_engine.state
Name execute_engine.state.MEM_WAIT execute_engine.state.MEM_REQ execute_engine.state.SYSTEM execute_engine.state.BRANCH execute_engine.state.ALU_WAIT execute_engine.state.EXECUTE execute_engine.state.TRAP_EXECUTE execute_engine.state.TRAP_EXIT execute_engine.state.TRAP_ENTER execute_engine.state.DISPATCH execute_engine.state.BRANCHED
execute_engine.state.BRANCHED 0 0 0 0 0 0 0 0 0 0 0
execute_engine.state.DISPATCH 0 0 0 0 0 0 0 0 0 1 1
@@ -61,14 +69,14 @@ execute_engine.state.SYSTEM 0 0 1 0 0 0 0 0 0 0 1
execute_engine.state.MEM_REQ 0 1 0 0 0 0 0 0 0 0 1
execute_engine.state.MEM_WAIT 1 0 0 0 0 0 0 0 0 0 1
-State Machine - |neorv32_test_setup_approm|neorv32_top:neorv32_top_inst|neorv32_cpu:neorv32_cpu_inst|neorv32_cpu_control:neorv32_cpu_control_inst|fetch_engine.state_prev
+State Machine - |neorv32_test_setup_bootloader|neorv32_top:neorv32_top_inst|neorv32_cpu:neorv32_cpu_inst|neorv32_cpu_control:neorv32_cpu_control_inst|fetch_engine.state_prev
Name fetch_engine.state_prev.IF_WAIT fetch_engine.state_prev.IF_PENDING fetch_engine.state_prev.IF_REQUEST fetch_engine.state_prev.IF_RESTART
fetch_engine.state_prev.IF_RESTART 0 0 0 0
fetch_engine.state_prev.IF_REQUEST 0 0 1 1
fetch_engine.state_prev.IF_PENDING 0 1 0 1
fetch_engine.state_prev.IF_WAIT 1 0 0 1
-State Machine - |neorv32_test_setup_approm|neorv32_top:neorv32_top_inst|neorv32_cpu:neorv32_cpu_inst|neorv32_cpu_control:neorv32_cpu_control_inst|fetch_engine.state
+State Machine - |neorv32_test_setup_bootloader|neorv32_top:neorv32_top_inst|neorv32_cpu:neorv32_cpu_inst|neorv32_cpu_control:neorv32_cpu_control_inst|fetch_engine.state
Name fetch_engine.state.IF_WAIT fetch_engine.state.IF_PENDING fetch_engine.state.IF_REQUEST fetch_engine.state.IF_RESTART
fetch_engine.state.IF_RESTART 0 0 0 0
fetch_engine.state.IF_REQUEST 0 0 1 1
diff --git a/proj_quartus/db/prev_cmp_bootloarder_1.qmsg b/proj_quartus/db/prev_cmp_bootloarder_1.qmsg
new file mode 100644
index 000000000..89408ed40
--- /dev/null
+++ b/proj_quartus/db/prev_cmp_bootloarder_1.qmsg
@@ -0,0 +1,252 @@
+{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" { } { } 3 0 "*******************************************************************" 0 0 "Design Software" 0 -1 1678183037066 ""}
+{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus Prime " "Running Quartus Prime Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 22.1std.0 Build 915 10/25/2022 SC Lite Edition " "Version 22.1std.0 Build 915 10/25/2022 SC Lite Edition" { } { } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1678183037066 ""} { "Info" "IQEXE_START_BANNER_TIME" "Tue Mar 7 10:57:16 2023 " "Processing started: Tue Mar 7 10:57:16 2023" { } { } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1678183037066 ""} } { } 4 0 "Running %2!s! %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1678183037066 ""}
+{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off bootloarder_1 -c test " "Command: quartus_map --read_settings_files=on --write_settings_files=off bootloarder_1 -c test" { } { } 0 0 "Command: %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1678183037066 ""}
+{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines. Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." { } { } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines. Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Analysis & Synthesis" 0 -1 1678183037255 ""}
+{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "12 12 " "Parallel compilation is enabled and will use 12 of the 12 processors detected" { } { } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Analysis & Synthesis" 0 -1 1678183037256 ""}
+{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/home/stepan/Travail/SETI/Projet/neorv32/rtl/test_setups/neorv32_test_setup_bootloader.vhd 2 1 " "Found 2 design units, including 1 entities, in source file /home/stepan/Travail/SETI/Projet/neorv32/rtl/test_setups/neorv32_test_setup_bootloader.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 neorv32_test_setup_bootloader-neorv32_test_setup_bootloader_rtl " "Found design unit 1: neorv32_test_setup_bootloader-neorv32_test_setup_bootloader_rtl" { } { { "../neorv32/rtl/test_setups/neorv32_test_setup_bootloader.vhd" "" { Text "/home/stepan/Travail/SETI/Projet/neorv32/rtl/test_setups/neorv32_test_setup_bootloader.vhd" 61 -1 0 } } } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1678183042017 ""} { "Info" "ISGN_ENTITY_NAME" "1 neorv32_test_setup_bootloader " "Found entity 1: neorv32_test_setup_bootloader" { } { { "../neorv32/rtl/test_setups/neorv32_test_setup_bootloader.vhd" "" { Text "/home/stepan/Travail/SETI/Projet/neorv32/rtl/test_setups/neorv32_test_setup_bootloader.vhd" 42 -1 0 } } } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1678183042017 ""} } { } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1678183042017 ""}
+{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/home/stepan/Travail/SETI/Projet/neorv32/rtl/core/mem/neorv32_imem.default.vhd 1 0 " "Found 1 design units, including 0 entities, in source file /home/stepan/Travail/SETI/Projet/neorv32/rtl/core/mem/neorv32_imem.default.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 neorv32_imem-neorv32_imem_rtl " "Found design unit 1: neorv32_imem-neorv32_imem_rtl" { } { { "../neorv32/rtl/core/mem/neorv32_imem.default.vhd" "" { Text "/home/stepan/Travail/SETI/Projet/neorv32/rtl/core/mem/neorv32_imem.default.vhd" 46 -1 0 } } } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1678183042017 ""} } { } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1678183042017 ""}
+{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/home/stepan/Travail/SETI/Projet/neorv32/rtl/core/mem/neorv32_dmem.default.vhd 1 0 " "Found 1 design units, including 0 entities, in source file /home/stepan/Travail/SETI/Projet/neorv32/rtl/core/mem/neorv32_dmem.default.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 neorv32_dmem-neorv32_dmem_rtl " "Found design unit 1: neorv32_dmem-neorv32_dmem_rtl" { } { { "../neorv32/rtl/core/mem/neorv32_dmem.default.vhd" "" { Text "/home/stepan/Travail/SETI/Projet/neorv32/rtl/core/mem/neorv32_dmem.default.vhd" 42 -1 0 } } } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1678183042018 ""} } { } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1678183042018 ""}
+{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/home/stepan/Travail/SETI/Projet/neorv32/rtl/core/neorv32_xirq.vhd 2 1 " "Found 2 design units, including 1 entities, in source file /home/stepan/Travail/SETI/Projet/neorv32/rtl/core/neorv32_xirq.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 neorv32_xirq-neorv32_xirq_rtl " "Found design unit 1: neorv32_xirq-neorv32_xirq_rtl" { } { { "../neorv32/rtl/core/neorv32_xirq.vhd" "" { Text "/home/stepan/Travail/SETI/Projet/neorv32/rtl/core/neorv32_xirq.vhd" 72 -1 0 } } } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1678183042018 ""} { "Info" "ISGN_ENTITY_NAME" "1 neorv32_xirq " "Found entity 1: neorv32_xirq" { } { { "../neorv32/rtl/core/neorv32_xirq.vhd" "" { Text "/home/stepan/Travail/SETI/Projet/neorv32/rtl/core/neorv32_xirq.vhd" 49 -1 0 } } } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1678183042018 ""} } { } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1678183042018 ""}
+{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/home/stepan/Travail/SETI/Projet/neorv32/rtl/core/neorv32_xip.vhd 4 2 " "Found 4 design units, including 2 entities, in source file /home/stepan/Travail/SETI/Projet/neorv32/rtl/core/neorv32_xip.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 neorv32_xip-neorv32_xip_rtl " "Found design unit 1: neorv32_xip-neorv32_xip_rtl" { } { { "../neorv32/rtl/core/neorv32_xip.vhd" "" { Text "/home/stepan/Travail/SETI/Projet/neorv32/rtl/core/neorv32_xip.vhd" 82 -1 0 } } } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1678183042020 ""} { "Info" "ISGN_DESIGN_UNIT_NAME" "2 neorv32_xip_phy-neorv32_xip_phy_rtl " "Found design unit 2: neorv32_xip_phy-neorv32_xip_phy_rtl" { } { { "../neorv32/rtl/core/neorv32_xip.vhd" "" { Text "/home/stepan/Travail/SETI/Projet/neorv32/rtl/core/neorv32_xip.vhd" 501 -1 0 } } } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1678183042020 ""} { "Info" "ISGN_ENTITY_NAME" "1 neorv32_xip " "Found entity 1: neorv32_xip" { } { { "../neorv32/rtl/core/neorv32_xip.vhd" "" { Text "/home/stepan/Travail/SETI/Projet/neorv32/rtl/core/neorv32_xip.vhd" 48 -1 0 } } } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1678183042020 ""} { "Info" "ISGN_ENTITY_NAME" "2 neorv32_xip_phy " "Found entity 2: neorv32_xip_phy" { } { { "../neorv32/rtl/core/neorv32_xip.vhd" "" { Text "/home/stepan/Travail/SETI/Projet/neorv32/rtl/core/neorv32_xip.vhd" 476 -1 0 } } } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1678183042020 ""} } { } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1678183042020 ""}
+{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/home/stepan/Travail/SETI/Projet/neorv32/rtl/core/neorv32_wishbone.vhd 2 1 " "Found 2 design units, including 1 entities, in source file /home/stepan/Travail/SETI/Projet/neorv32/rtl/core/neorv32_wishbone.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 neorv32_wishbone-neorv32_wishbone_rtl " "Found design unit 1: neorv32_wishbone-neorv32_wishbone_rtl" { } { { "../neorv32/rtl/core/neorv32_wishbone.vhd" "" { Text "/home/stepan/Travail/SETI/Projet/neorv32/rtl/core/neorv32_wishbone.vhd" 104 -1 0 } } } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1678183042020 ""} { "Info" "ISGN_ENTITY_NAME" "1 neorv32_wishbone " "Found entity 1: neorv32_wishbone" { } { { "../neorv32/rtl/core/neorv32_wishbone.vhd" "" { Text "/home/stepan/Travail/SETI/Projet/neorv32/rtl/core/neorv32_wishbone.vhd" 55 -1 0 } } } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1678183042020 ""} } { } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1678183042020 ""}
+{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/home/stepan/Travail/SETI/Projet/neorv32/rtl/core/neorv32_wdt.vhd 2 1 " "Found 2 design units, including 1 entities, in source file /home/stepan/Travail/SETI/Projet/neorv32/rtl/core/neorv32_wdt.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 neorv32_wdt-neorv32_wdt_rtl " "Found design unit 1: neorv32_wdt-neorv32_wdt_rtl" { } { { "../neorv32/rtl/core/neorv32_wdt.vhd" "" { Text "/home/stepan/Travail/SETI/Projet/neorv32/rtl/core/neorv32_wdt.vhd" 74 -1 0 } } } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1678183042021 ""} { "Info" "ISGN_ENTITY_NAME" "1 neorv32_wdt " "Found entity 1: neorv32_wdt" { } { { "../neorv32/rtl/core/neorv32_wdt.vhd" "" { Text "/home/stepan/Travail/SETI/Projet/neorv32/rtl/core/neorv32_wdt.vhd" 50 -1 0 } } } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1678183042021 ""} } { } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1678183042021 ""}
+{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/home/stepan/Travail/SETI/Projet/neorv32/rtl/core/neorv32_uart.vhd 2 1 " "Found 2 design units, including 1 entities, in source file /home/stepan/Travail/SETI/Projet/neorv32/rtl/core/neorv32_uart.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 neorv32_uart-neorv32_uart_rtl " "Found design unit 1: neorv32_uart-neorv32_uart_rtl" { } { { "../neorv32/rtl/core/neorv32_uart.vhd" "" { Text "/home/stepan/Travail/SETI/Projet/neorv32/rtl/core/neorv32_uart.vhd" 99 -1 0 } } } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1678183042022 ""} { "Info" "ISGN_ENTITY_NAME" "1 neorv32_uart " "Found entity 1: neorv32_uart" { } { { "../neorv32/rtl/core/neorv32_uart.vhd" "" { Text "/home/stepan/Travail/SETI/Projet/neorv32/rtl/core/neorv32_uart.vhd" 68 -1 0 } } } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1678183042022 ""} } { } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1678183042022 ""}
+{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/home/stepan/Travail/SETI/Projet/neorv32/rtl/core/neorv32_twi.vhd 2 1 " "Found 2 design units, including 1 entities, in source file /home/stepan/Travail/SETI/Projet/neorv32/rtl/core/neorv32_twi.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 neorv32_twi-neorv32_twi_rtl " "Found design unit 1: neorv32_twi-neorv32_twi_rtl" { } { { "../neorv32/rtl/core/neorv32_twi.vhd" "" { Text "/home/stepan/Travail/SETI/Projet/neorv32/rtl/core/neorv32_twi.vhd" 71 -1 0 } } } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1678183042023 ""} { "Info" "ISGN_ENTITY_NAME" "1 neorv32_twi " "Found entity 1: neorv32_twi" { } { { "../neorv32/rtl/core/neorv32_twi.vhd" "" { Text "/home/stepan/Travail/SETI/Projet/neorv32/rtl/core/neorv32_twi.vhd" 47 -1 0 } } } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1678183042023 ""} } { } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1678183042023 ""}
+{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/home/stepan/Travail/SETI/Projet/neorv32/rtl/core/neorv32_trng.vhd 6 3 " "Found 6 design units, including 3 entities, in source file /home/stepan/Travail/SETI/Projet/neorv32/rtl/core/neorv32_trng.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 neorv32_trng-neorv32_trng_rtl " "Found design unit 1: neorv32_trng-neorv32_trng_rtl" { } { { "../neorv32/rtl/core/neorv32_trng.vhd" "" { Text "/home/stepan/Travail/SETI/Projet/neorv32/rtl/core/neorv32_trng.vhd" 63 -1 0 } } } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1678183042024 ""} { "Info" "ISGN_DESIGN_UNIT_NAME" "2 neoTRNG-neoTRNG_rtl " "Found design unit 2: neoTRNG-neoTRNG_rtl" { } { { "../neorv32/rtl/core/neorv32_trng.vhd" "" { Text "/home/stepan/Travail/SETI/Projet/neorv32/rtl/core/neorv32_trng.vhd" 310 -1 0 } } } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1678183042024 ""} { "Info" "ISGN_DESIGN_UNIT_NAME" "3 neoTRNG_cell-neoTRNG_cell_rtl " "Found design unit 3: neoTRNG_cell-neoTRNG_cell_rtl" { } { { "../neorv32/rtl/core/neorv32_trng.vhd" "" { Text "/home/stepan/Travail/SETI/Projet/neorv32/rtl/core/neorv32_trng.vhd" 638 -1 0 } } } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1678183042024 ""} { "Info" "ISGN_ENTITY_NAME" "1 neorv32_trng " "Found entity 1: neorv32_trng" { } { { "../neorv32/rtl/core/neorv32_trng.vhd" "" { Text "/home/stepan/Travail/SETI/Projet/neorv32/rtl/core/neorv32_trng.vhd" 46 -1 0 } } } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1678183042024 ""} { "Info" "ISGN_ENTITY_NAME" "2 neoTRNG " "Found entity 2: neoTRNG" { } { { "../neorv32/rtl/core/neorv32_trng.vhd" "" { Text "/home/stepan/Travail/SETI/Projet/neorv32/rtl/core/neorv32_trng.vhd" 292 -1 0 } } } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1678183042024 ""} { "Info" "ISGN_ENTITY_NAME" "3 neoTRNG_cell " "Found entity 3: neoTRNG_cell" { } { { "../neorv32/rtl/core/neorv32_trng.vhd" "" { Text "/home/stepan/Travail/SETI/Projet/neorv32/rtl/core/neorv32_trng.vhd" 622 -1 0 } } } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1678183042024 ""} } { } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1678183042024 ""}
+{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/home/stepan/Travail/SETI/Projet/neorv32/rtl/core/neorv32_top.vhd 2 1 " "Found 2 design units, including 1 entities, in source file /home/stepan/Travail/SETI/Projet/neorv32/rtl/core/neorv32_top.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 neorv32_top-neorv32_top_rtl " "Found design unit 1: neorv32_top-neorv32_top_rtl" { } { { "../neorv32/rtl/core/neorv32_top.vhd" "" { Text "/home/stepan/Travail/SETI/Projet/neorv32/rtl/core/neorv32_top.vhd" 229 -1 0 } } } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1678183042026 ""} { "Info" "ISGN_ENTITY_NAME" "1 neorv32_top " "Found entity 1: neorv32_top" { } { { "../neorv32/rtl/core/neorv32_top.vhd" "" { Text "/home/stepan/Travail/SETI/Projet/neorv32/rtl/core/neorv32_top.vhd" 47 -1 0 } } } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1678183042026 ""} } { } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1678183042026 ""}
+{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/home/stepan/Travail/SETI/Projet/neorv32/rtl/core/neorv32_sysinfo.vhd 2 1 " "Found 2 design units, including 1 entities, in source file /home/stepan/Travail/SETI/Projet/neorv32/rtl/core/neorv32_sysinfo.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 neorv32_sysinfo-neorv32_sysinfo_rtl " "Found design unit 1: neorv32_sysinfo-neorv32_sysinfo_rtl" { } { { "../neorv32/rtl/core/neorv32_sysinfo.vhd" "" { Text "/home/stepan/Travail/SETI/Projet/neorv32/rtl/core/neorv32_sysinfo.vhd" 99 -1 0 } } } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1678183042027 ""} { "Info" "ISGN_ENTITY_NAME" "1 neorv32_sysinfo " "Found entity 1: neorv32_sysinfo" { } { { "../neorv32/rtl/core/neorv32_sysinfo.vhd" "" { Text "/home/stepan/Travail/SETI/Projet/neorv32/rtl/core/neorv32_sysinfo.vhd" 45 -1 0 } } } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1678183042027 ""} } { } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1678183042027 ""}
+{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/home/stepan/Travail/SETI/Projet/neorv32/rtl/core/neorv32_spi.vhd 2 1 " "Found 2 design units, including 1 entities, in source file /home/stepan/Travail/SETI/Projet/neorv32/rtl/core/neorv32_spi.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 neorv32_spi-neorv32_spi_rtl " "Found design unit 1: neorv32_spi-neorv32_spi_rtl" { } { { "../neorv32/rtl/core/neorv32_spi.vhd" "" { Text "/home/stepan/Travail/SETI/Projet/neorv32/rtl/core/neorv32_spi.vhd" 69 -1 0 } } } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1678183042028 ""} { "Info" "ISGN_ENTITY_NAME" "1 neorv32_spi " "Found entity 1: neorv32_spi" { } { { "../neorv32/rtl/core/neorv32_spi.vhd" "" { Text "/home/stepan/Travail/SETI/Projet/neorv32/rtl/core/neorv32_spi.vhd" 42 -1 0 } } } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1678183042028 ""} } { } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1678183042028 ""}
+{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/home/stepan/Travail/SETI/Projet/neorv32/rtl/core/neorv32_sdi.vhd 2 1 " "Found 2 design units, including 1 entities, in source file /home/stepan/Travail/SETI/Projet/neorv32/rtl/core/neorv32_sdi.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 neorv32_sdi-neorv32_sdi_rtl " "Found design unit 1: neorv32_sdi-neorv32_sdi_rtl" { } { { "../neorv32/rtl/core/neorv32_sdi.vhd" "" { Text "/home/stepan/Travail/SETI/Projet/neorv32/rtl/core/neorv32_sdi.vhd" 69 -1 0 } } } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1678183042028 ""} { "Info" "ISGN_ENTITY_NAME" "1 neorv32_sdi " "Found entity 1: neorv32_sdi" { } { { "../neorv32/rtl/core/neorv32_sdi.vhd" "" { Text "/home/stepan/Travail/SETI/Projet/neorv32/rtl/core/neorv32_sdi.vhd" 45 -1 0 } } } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1678183042028 ""} } { } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1678183042028 ""}
+{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/home/stepan/Travail/SETI/Projet/neorv32/rtl/core/neorv32_pwm.vhd 2 1 " "Found 2 design units, including 1 entities, in source file /home/stepan/Travail/SETI/Projet/neorv32/rtl/core/neorv32_pwm.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 neorv32_pwm-neorv32_pwm_rtl " "Found design unit 1: neorv32_pwm-neorv32_pwm_rtl" { } { { "../neorv32/rtl/core/neorv32_pwm.vhd" "" { Text "/home/stepan/Travail/SETI/Projet/neorv32/rtl/core/neorv32_pwm.vhd" 67 -1 0 } } } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1678183042029 ""} { "Info" "ISGN_ENTITY_NAME" "1 neorv32_pwm " "Found entity 1: neorv32_pwm" { } { { "../neorv32/rtl/core/neorv32_pwm.vhd" "" { Text "/home/stepan/Travail/SETI/Projet/neorv32/rtl/core/neorv32_pwm.vhd" 45 -1 0 } } } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1678183042029 ""} } { } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1678183042029 ""}
+{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/home/stepan/Travail/SETI/Projet/neorv32/rtl/core/neorv32_package.vhd 4 0 " "Found 4 design units, including 0 entities, in source file /home/stepan/Travail/SETI/Projet/neorv32/rtl/core/neorv32_package.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 neorv32_package (neorv32) " "Found design unit 1: neorv32_package (neorv32)" { } { { "../neorv32/rtl/core/neorv32_package.vhd" "" { Text "/home/stepan/Travail/SETI/Projet/neorv32/rtl/core/neorv32_package.vhd" 39 -1 0 } } } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1678183042033 ""} { "Info" "ISGN_DESIGN_UNIT_NAME" "2 neorv32_package-body " "Found design unit 2: neorv32_package-body" { } { { "../neorv32/rtl/core/neorv32_package.vhd" "" { Text "/home/stepan/Travail/SETI/Projet/neorv32/rtl/core/neorv32_package.vhd" 2260 -1 0 } } } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1678183042033 ""} { "Info" "ISGN_DESIGN_UNIT_NAME" "3 neorv32_bootloader_image (neorv32) " "Found design unit 3: neorv32_bootloader_image (neorv32)" { } { { "../neorv32/rtl/core/neorv32_package.vhd" "" { Text "/home/stepan/Travail/SETI/Projet/neorv32/rtl/core/neorv32_package.vhd" 2580 -1 0 } } } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1678183042033 ""} { "Info" "ISGN_DESIGN_UNIT_NAME" "4 neorv32_application_image (neorv32) " "Found design unit 4: neorv32_application_image (neorv32)" { } { { "../neorv32/rtl/core/neorv32_package.vhd" "" { Text "/home/stepan/Travail/SETI/Projet/neorv32/rtl/core/neorv32_package.vhd" 2597 -1 0 } } } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1678183042033 ""} } { } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1678183042033 ""}
+{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/home/stepan/Travail/SETI/Projet/neorv32/rtl/core/neorv32_onewire.vhd 2 1 " "Found 2 design units, including 1 entities, in source file /home/stepan/Travail/SETI/Projet/neorv32/rtl/core/neorv32_onewire.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 neorv32_onewire-neorv32_onewire_rtl " "Found design unit 1: neorv32_onewire-neorv32_onewire_rtl" { } { { "../neorv32/rtl/core/neorv32_onewire.vhd" "" { Text "/home/stepan/Travail/SETI/Projet/neorv32/rtl/core/neorv32_onewire.vhd" 73 -1 0 } } } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1678183042033 ""} { "Info" "ISGN_ENTITY_NAME" "1 neorv32_onewire " "Found entity 1: neorv32_onewire" { } { { "../neorv32/rtl/core/neorv32_onewire.vhd" "" { Text "/home/stepan/Travail/SETI/Projet/neorv32/rtl/core/neorv32_onewire.vhd" 51 -1 0 } } } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1678183042033 ""} } { } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1678183042033 ""}
+{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/home/stepan/Travail/SETI/Projet/neorv32/rtl/core/neorv32_neoled.vhd 2 1 " "Found 2 design units, including 1 entities, in source file /home/stepan/Travail/SETI/Projet/neorv32/rtl/core/neorv32_neoled.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 neorv32_neoled-neorv32_neoled_rtl " "Found design unit 1: neorv32_neoled-neorv32_neoled_rtl" { } { { "../neorv32/rtl/core/neorv32_neoled.vhd" "" { Text "/home/stepan/Travail/SETI/Projet/neorv32/rtl/core/neorv32_neoled.vhd" 80 -1 0 } } } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1678183042034 ""} { "Info" "ISGN_ENTITY_NAME" "1 neorv32_neoled " "Found entity 1: neorv32_neoled" { } { { "../neorv32/rtl/core/neorv32_neoled.vhd" "" { Text "/home/stepan/Travail/SETI/Projet/neorv32/rtl/core/neorv32_neoled.vhd" 56 -1 0 } } } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1678183042034 ""} } { } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1678183042034 ""}
+{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/home/stepan/Travail/SETI/Projet/neorv32/rtl/core/neorv32_mtime.vhd 2 1 " "Found 2 design units, including 1 entities, in source file /home/stepan/Travail/SETI/Projet/neorv32/rtl/core/neorv32_mtime.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 neorv32_mtime-neorv32_mtime_rtl " "Found design unit 1: neorv32_mtime-neorv32_mtime_rtl" { } { { "../neorv32/rtl/core/neorv32_mtime.vhd" "" { Text "/home/stepan/Travail/SETI/Projet/neorv32/rtl/core/neorv32_mtime.vhd" 61 -1 0 } } } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1678183042035 ""} { "Info" "ISGN_ENTITY_NAME" "1 neorv32_mtime " "Found entity 1: neorv32_mtime" { } { { "../neorv32/rtl/core/neorv32_mtime.vhd" "" { Text "/home/stepan/Travail/SETI/Projet/neorv32/rtl/core/neorv32_mtime.vhd" 45 -1 0 } } } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1678183042035 ""} } { } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1678183042035 ""}
+{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/home/stepan/Travail/SETI/Projet/neorv32/rtl/core/neorv32_imem.entity.vhd 1 1 " "Found 1 design units, including 1 entities, in source file /home/stepan/Travail/SETI/Projet/neorv32/rtl/core/neorv32_imem.entity.vhd" { { "Info" "ISGN_ENTITY_NAME" "1 neorv32_imem " "Found entity 1: neorv32_imem" { } { { "../neorv32/rtl/core/neorv32_imem.entity.vhd" "" { Text "/home/stepan/Travail/SETI/Projet/neorv32/rtl/core/neorv32_imem.entity.vhd" 42 -1 0 } } } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1678183042035 ""} } { } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1678183042035 ""}
+{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/home/stepan/Travail/SETI/Projet/neorv32/rtl/core/neorv32_icache.vhd 4 2 " "Found 4 design units, including 2 entities, in source file /home/stepan/Travail/SETI/Projet/neorv32/rtl/core/neorv32_icache.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 neorv32_icache-neorv32_icache_rtl " "Found design unit 1: neorv32_icache-neorv32_icache_rtl" { } { { "../neorv32/rtl/core/neorv32_icache.vhd" "" { Text "/home/stepan/Travail/SETI/Projet/neorv32/rtl/core/neorv32_icache.vhd" 73 -1 0 } } } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1678183042036 ""} { "Info" "ISGN_DESIGN_UNIT_NAME" "2 neorv32_icache_memory-neorv32_icache_memory_rtl " "Found design unit 2: neorv32_icache_memory-neorv32_icache_memory_rtl" { } { { "../neorv32/rtl/core/neorv32_icache.vhd" "" { Text "/home/stepan/Travail/SETI/Projet/neorv32/rtl/core/neorv32_icache.vhd" 414 -1 0 } } } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1678183042036 ""} { "Info" "ISGN_ENTITY_NAME" "1 neorv32_icache " "Found entity 1: neorv32_icache" { } { { "../neorv32/rtl/core/neorv32_icache.vhd" "" { Text "/home/stepan/Travail/SETI/Projet/neorv32/rtl/core/neorv32_icache.vhd" 45 -1 0 } } } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1678183042036 ""} { "Info" "ISGN_ENTITY_NAME" "2 neorv32_icache_memory " "Found entity 2: neorv32_icache_memory" { } { { "../neorv32/rtl/core/neorv32_icache.vhd" "" { Text "/home/stepan/Travail/SETI/Projet/neorv32/rtl/core/neorv32_icache.vhd" 385 -1 0 } } } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1678183042036 ""} } { } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1678183042036 ""}
+{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/home/stepan/Travail/SETI/Projet/neorv32/rtl/core/neorv32_gptmr.vhd 2 1 " "Found 2 design units, including 1 entities, in source file /home/stepan/Travail/SETI/Projet/neorv32/rtl/core/neorv32_gptmr.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 neorv32_gptmr-neorv32_gptmr_rtl " "Found design unit 1: neorv32_gptmr-neorv32_gptmr_rtl" { } { { "../neorv32/rtl/core/neorv32_gptmr.vhd" "" { Text "/home/stepan/Travail/SETI/Projet/neorv32/rtl/core/neorv32_gptmr.vhd" 66 -1 0 } } } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1678183042037 ""} { "Info" "ISGN_ENTITY_NAME" "1 neorv32_gptmr " "Found entity 1: neorv32_gptmr" { } { { "../neorv32/rtl/core/neorv32_gptmr.vhd" "" { Text "/home/stepan/Travail/SETI/Projet/neorv32/rtl/core/neorv32_gptmr.vhd" 47 -1 0 } } } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1678183042037 ""} } { } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1678183042037 ""}
+{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/home/stepan/Travail/SETI/Projet/neorv32/rtl/core/neorv32_gpio.vhd 2 1 " "Found 2 design units, including 1 entities, in source file /home/stepan/Travail/SETI/Projet/neorv32/rtl/core/neorv32_gpio.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 neorv32_gpio-neorv32_gpio_rtl " "Found design unit 1: neorv32_gpio-neorv32_gpio_rtl" { } { { "../neorv32/rtl/core/neorv32_gpio.vhd" "" { Text "/home/stepan/Travail/SETI/Projet/neorv32/rtl/core/neorv32_gpio.vhd" 62 -1 0 } } } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1678183042037 ""} { "Info" "ISGN_ENTITY_NAME" "1 neorv32_gpio " "Found entity 1: neorv32_gpio" { } { { "../neorv32/rtl/core/neorv32_gpio.vhd" "" { Text "/home/stepan/Travail/SETI/Projet/neorv32/rtl/core/neorv32_gpio.vhd" 42 -1 0 } } } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1678183042037 ""} } { } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1678183042037 ""}
+{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/home/stepan/Travail/SETI/Projet/neorv32/rtl/core/neorv32_fifo.vhd 2 1 " "Found 2 design units, including 1 entities, in source file /home/stepan/Travail/SETI/Projet/neorv32/rtl/core/neorv32_fifo.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 neorv32_fifo-neorv32_fifo_rtl " "Found design unit 1: neorv32_fifo-neorv32_fifo_rtl" { } { { "../neorv32/rtl/core/neorv32_fifo.vhd" "" { Text "/home/stepan/Travail/SETI/Projet/neorv32/rtl/core/neorv32_fifo.vhd" 67 -1 0 } } } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1678183042038 ""} { "Info" "ISGN_ENTITY_NAME" "1 neorv32_fifo " "Found entity 1: neorv32_fifo" { } { { "../neorv32/rtl/core/neorv32_fifo.vhd" "" { Text "/home/stepan/Travail/SETI/Projet/neorv32/rtl/core/neorv32_fifo.vhd" 42 -1 0 } } } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1678183042038 ""} } { } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1678183042038 ""}
+{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/home/stepan/Travail/SETI/Projet/neorv32/rtl/core/neorv32_dmem.entity.vhd 1 1 " "Found 1 design units, including 1 entities, in source file /home/stepan/Travail/SETI/Projet/neorv32/rtl/core/neorv32_dmem.entity.vhd" { { "Info" "ISGN_ENTITY_NAME" "1 neorv32_dmem " "Found entity 1: neorv32_dmem" { } { { "../neorv32/rtl/core/neorv32_dmem.entity.vhd" "" { Text "/home/stepan/Travail/SETI/Projet/neorv32/rtl/core/neorv32_dmem.entity.vhd" 39 -1 0 } } } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1678183042038 ""} } { } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1678183042038 ""}
+{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/home/stepan/Travail/SETI/Projet/neorv32/rtl/core/neorv32_debug_dtm.vhd 2 1 " "Found 2 design units, including 1 entities, in source file /home/stepan/Travail/SETI/Projet/neorv32/rtl/core/neorv32_debug_dtm.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 neorv32_debug_dtm-neorv32_debug_dtm_rtl " "Found design unit 1: neorv32_debug_dtm-neorv32_debug_dtm_rtl" { } { { "../neorv32/rtl/core/neorv32_debug_dtm.vhd" "" { Text "/home/stepan/Travail/SETI/Projet/neorv32/rtl/core/neorv32_debug_dtm.vhd" 70 -1 0 } } } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1678183042039 ""} { "Info" "ISGN_ENTITY_NAME" "1 neorv32_debug_dtm " "Found entity 1: neorv32_debug_dtm" { } { { "../neorv32/rtl/core/neorv32_debug_dtm.vhd" "" { Text "/home/stepan/Travail/SETI/Projet/neorv32/rtl/core/neorv32_debug_dtm.vhd" 41 -1 0 } } } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1678183042039 ""} } { } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1678183042039 ""}
+{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/home/stepan/Travail/SETI/Projet/neorv32/rtl/core/neorv32_debug_dm.vhd 2 1 " "Found 2 design units, including 1 entities, in source file /home/stepan/Travail/SETI/Projet/neorv32/rtl/core/neorv32_debug_dm.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 neorv32_debug_dm-neorv32_debug_dm_rtl " "Found design unit 1: neorv32_debug_dm-neorv32_debug_dm_rtl" { } { { "../neorv32/rtl/core/neorv32_debug_dm.vhd" "" { Text "/home/stepan/Travail/SETI/Projet/neorv32/rtl/core/neorv32_debug_dm.vhd" 88 -1 0 } } } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1678183042040 ""} { "Info" "ISGN_ENTITY_NAME" "1 neorv32_debug_dm " "Found entity 1: neorv32_debug_dm" { } { { "../neorv32/rtl/core/neorv32_debug_dm.vhd" "" { Text "/home/stepan/Travail/SETI/Projet/neorv32/rtl/core/neorv32_debug_dm.vhd" 58 -1 0 } } } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1678183042040 ""} } { } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1678183042040 ""}
+{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/home/stepan/Travail/SETI/Projet/neorv32/rtl/core/neorv32_cpu_regfile.vhd 2 1 " "Found 2 design units, including 1 entities, in source file /home/stepan/Travail/SETI/Projet/neorv32/rtl/core/neorv32_cpu_regfile.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 neorv32_cpu_regfile-neorv32_cpu_regfile_rtl " "Found design unit 1: neorv32_cpu_regfile-neorv32_cpu_regfile_rtl" { } { { "../neorv32/rtl/core/neorv32_cpu_regfile.vhd" "" { Text "/home/stepan/Travail/SETI/Projet/neorv32/rtl/core/neorv32_cpu_regfile.vhd" 78 -1 0 } } } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1678183042041 ""} { "Info" "ISGN_ENTITY_NAME" "1 neorv32_cpu_regfile " "Found entity 1: neorv32_cpu_regfile" { } { { "../neorv32/rtl/core/neorv32_cpu_regfile.vhd" "" { Text "/home/stepan/Travail/SETI/Projet/neorv32/rtl/core/neorv32_cpu_regfile.vhd" 54 -1 0 } } } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1678183042041 ""} } { } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1678183042041 ""}
+{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/home/stepan/Travail/SETI/Projet/neorv32/rtl/core/neorv32_cpu_decompressor.vhd 2 1 " "Found 2 design units, including 1 entities, in source file /home/stepan/Travail/SETI/Projet/neorv32/rtl/core/neorv32_cpu_decompressor.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 neorv32_cpu_decompressor-neorv32_cpu_decompressor_rtl " "Found design unit 1: neorv32_cpu_decompressor-neorv32_cpu_decompressor_rtl" { } { { "../neorv32/rtl/core/neorv32_cpu_decompressor.vhd" "" { Text "/home/stepan/Travail/SETI/Projet/neorv32/rtl/core/neorv32_cpu_decompressor.vhd" 55 -1 0 } } } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1678183042042 ""} { "Info" "ISGN_ENTITY_NAME" "1 neorv32_cpu_decompressor " "Found entity 1: neorv32_cpu_decompressor" { } { { "../neorv32/rtl/core/neorv32_cpu_decompressor.vhd" "" { Text "/home/stepan/Travail/SETI/Projet/neorv32/rtl/core/neorv32_cpu_decompressor.vhd" 42 -1 0 } } } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1678183042042 ""} } { } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1678183042042 ""}
+{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/home/stepan/Travail/SETI/Projet/neorv32/rtl/core/neorv32_cpu_cp_shifter.vhd 2 1 " "Found 2 design units, including 1 entities, in source file /home/stepan/Travail/SETI/Projet/neorv32/rtl/core/neorv32_cpu_cp_shifter.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 neorv32_cpu_cp_shifter-neorv32_cpu_cp_shifter_rtl " "Found design unit 1: neorv32_cpu_cp_shifter-neorv32_cpu_cp_shifter_rtl" { } { { "../neorv32/rtl/core/neorv32_cpu_cp_shifter.vhd" "" { Text "/home/stepan/Travail/SETI/Projet/neorv32/rtl/core/neorv32_cpu_cp_shifter.vhd" 65 -1 0 } } } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1678183042043 ""} { "Info" "ISGN_ENTITY_NAME" "1 neorv32_cpu_cp_shifter " "Found entity 1: neorv32_cpu_cp_shifter" { } { { "../neorv32/rtl/core/neorv32_cpu_cp_shifter.vhd" "" { Text "/home/stepan/Travail/SETI/Projet/neorv32/rtl/core/neorv32_cpu_cp_shifter.vhd" 45 -1 0 } } } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1678183042043 ""} } { } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1678183042043 ""}
+{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/home/stepan/Travail/SETI/Projet/neorv32/rtl/core/neorv32_cpu_cp_muldiv.vhd 2 1 " "Found 2 design units, including 1 entities, in source file /home/stepan/Travail/SETI/Projet/neorv32/rtl/core/neorv32_cpu_cp_muldiv.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 neorv32_cpu_cp_muldiv-neorv32_cpu_cp_muldiv_rtl " "Found design unit 1: neorv32_cpu_cp_muldiv-neorv32_cpu_cp_muldiv_rtl" { } { { "../neorv32/rtl/core/neorv32_cpu_cp_muldiv.vhd" "" { Text "/home/stepan/Travail/SETI/Projet/neorv32/rtl/core/neorv32_cpu_cp_muldiv.vhd" 67 -1 0 } } } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1678183042043 ""} { "Info" "ISGN_ENTITY_NAME" "1 neorv32_cpu_cp_muldiv " "Found entity 1: neorv32_cpu_cp_muldiv" { } { { "../neorv32/rtl/core/neorv32_cpu_cp_muldiv.vhd" "" { Text "/home/stepan/Travail/SETI/Projet/neorv32/rtl/core/neorv32_cpu_cp_muldiv.vhd" 46 -1 0 } } } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1678183042043 ""} } { } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1678183042043 ""}
+{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/home/stepan/Travail/SETI/Projet/neorv32/rtl/core/neorv32_cpu_cp_fpu.vhd 6 3 " "Found 6 design units, including 3 entities, in source file /home/stepan/Travail/SETI/Projet/neorv32/rtl/core/neorv32_cpu_cp_fpu.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 neorv32_cpu_cp_fpu-neorv32_cpu_cp_fpu_rtl " "Found design unit 1: neorv32_cpu_cp_fpu-neorv32_cpu_cp_fpu_rtl" { } { { "../neorv32/rtl/core/neorv32_cpu_cp_fpu.vhd" "" { Text "/home/stepan/Travail/SETI/Projet/neorv32/rtl/core/neorv32_cpu_cp_fpu.vhd" 80 -1 0 } } } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1678183042046 ""} { "Info" "ISGN_DESIGN_UNIT_NAME" "2 neorv32_cpu_cp_fpu_normalizer-neorv32_cpu_cp_fpu_normalizer_rtl " "Found design unit 2: neorv32_cpu_cp_fpu_normalizer-neorv32_cpu_cp_fpu_normalizer_rtl" { } { { "../neorv32/rtl/core/neorv32_cpu_cp_fpu.vhd" "" { Text "/home/stepan/Travail/SETI/Projet/neorv32/rtl/core/neorv32_cpu_cp_fpu.vhd" 1221 -1 0 } } } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1678183042046 ""} { "Info" "ISGN_DESIGN_UNIT_NAME" "3 neorv32_cpu_cp_fpu_f2i-neorv32_cpu_cp_fpu_f2i_rtl " "Found design unit 3: neorv32_cpu_cp_fpu_f2i-neorv32_cpu_cp_fpu_f2i_rtl" { } { { "../neorv32/rtl/core/neorv32_cpu_cp_fpu.vhd" "" { Text "/home/stepan/Travail/SETI/Projet/neorv32/rtl/core/neorv32_cpu_cp_fpu.vhd" 1609 -1 0 } } } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1678183042046 ""} { "Info" "ISGN_ENTITY_NAME" "1 neorv32_cpu_cp_fpu " "Found entity 1: neorv32_cpu_cp_fpu" { } { { "../neorv32/rtl/core/neorv32_cpu_cp_fpu.vhd" "" { Text "/home/stepan/Travail/SETI/Projet/neorv32/rtl/core/neorv32_cpu_cp_fpu.vhd" 58 -1 0 } } } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1678183042046 ""} { "Info" "ISGN_ENTITY_NAME" "2 neorv32_cpu_cp_fpu_normalizer " "Found entity 2: neorv32_cpu_cp_fpu_normalizer" { } { { "../neorv32/rtl/core/neorv32_cpu_cp_fpu.vhd" "" { Text "/home/stepan/Travail/SETI/Projet/neorv32/rtl/core/neorv32_cpu_cp_fpu.vhd" 1199 -1 0 } } } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1678183042046 ""} { "Info" "ISGN_ENTITY_NAME" "3 neorv32_cpu_cp_fpu_f2i " "Found entity 3: neorv32_cpu_cp_fpu_f2i" { } { { "../neorv32/rtl/core/neorv32_cpu_cp_fpu.vhd" "" { Text "/home/stepan/Travail/SETI/Projet/neorv32/rtl/core/neorv32_cpu_cp_fpu.vhd" 1586 -1 0 } } } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1678183042046 ""} } { } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1678183042046 ""}
+{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/home/stepan/Travail/SETI/Projet/neorv32/rtl/core/neorv32_cpu_cp_cfu.vhd 2 1 " "Found 2 design units, including 1 entities, in source file /home/stepan/Travail/SETI/Projet/neorv32/rtl/core/neorv32_cpu_cp_cfu.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 neorv32_cpu_cp_cfu-neorv32_cpu_cp_cfu_rtl " "Found design unit 1: neorv32_cpu_cp_cfu-neorv32_cpu_cp_cfu_rtl" { } { { "../neorv32/rtl/core/neorv32_cpu_cp_cfu.vhd" "" { Text "/home/stepan/Travail/SETI/Projet/neorv32/rtl/core/neorv32_cpu_cp_cfu.vhd" 68 -1 0 } } } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1678183042047 ""} { "Info" "ISGN_ENTITY_NAME" "1 neorv32_cpu_cp_cfu " "Found entity 1: neorv32_cpu_cp_cfu" { } { { "../neorv32/rtl/core/neorv32_cpu_cp_cfu.vhd" "" { Text "/home/stepan/Travail/SETI/Projet/neorv32/rtl/core/neorv32_cpu_cp_cfu.vhd" 47 -1 0 } } } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1678183042047 ""} } { } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1678183042047 ""}
+{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/home/stepan/Travail/SETI/Projet/neorv32/rtl/core/neorv32_cpu_cp_bitmanip.vhd 2 1 " "Found 2 design units, including 1 entities, in source file /home/stepan/Travail/SETI/Projet/neorv32/rtl/core/neorv32_cpu_cp_bitmanip.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 neorv32_cpu_cp_bitmanip-neorv32_cpu_cp_bitmanip_rtl " "Found design unit 1: neorv32_cpu_cp_bitmanip-neorv32_cpu_cp_bitmanip_rtl" { } { { "../neorv32/rtl/core/neorv32_cpu_cp_bitmanip.vhd" "" { Text "/home/stepan/Travail/SETI/Projet/neorv32/rtl/core/neorv32_cpu_cp_bitmanip.vhd" 73 -1 0 } } } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1678183042048 ""} { "Info" "ISGN_ENTITY_NAME" "1 neorv32_cpu_cp_bitmanip " "Found entity 1: neorv32_cpu_cp_bitmanip" { } { { "../neorv32/rtl/core/neorv32_cpu_cp_bitmanip.vhd" "" { Text "/home/stepan/Travail/SETI/Projet/neorv32/rtl/core/neorv32_cpu_cp_bitmanip.vhd" 51 -1 0 } } } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1678183042048 ""} } { } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1678183042048 ""}
+{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/home/stepan/Travail/SETI/Projet/neorv32/rtl/core/neorv32_cpu_control.vhd 2 1 " "Found 2 design units, including 1 entities, in source file /home/stepan/Travail/SETI/Projet/neorv32/rtl/core/neorv32_cpu_control.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 neorv32_cpu_control-neorv32_cpu_control_rtl " "Found design unit 1: neorv32_cpu_control-neorv32_cpu_control_rtl" { } { { "../neorv32/rtl/core/neorv32_cpu_control.vhd" "" { Text "/home/stepan/Travail/SETI/Projet/neorv32/rtl/core/neorv32_cpu_control.vhd" 133 -1 0 } } } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1678183042053 ""} { "Info" "ISGN_ENTITY_NAME" "1 neorv32_cpu_control " "Found entity 1: neorv32_cpu_control" { } { { "../neorv32/rtl/core/neorv32_cpu_control.vhd" "" { Text "/home/stepan/Travail/SETI/Projet/neorv32/rtl/core/neorv32_cpu_control.vhd" 52 -1 0 } } } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1678183042053 ""} } { } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1678183042053 ""}
+{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/home/stepan/Travail/SETI/Projet/neorv32/rtl/core/neorv32_cpu_bus.vhd 2 1 " "Found 2 design units, including 1 entities, in source file /home/stepan/Travail/SETI/Projet/neorv32/rtl/core/neorv32_cpu_bus.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 neorv32_cpu_bus-neorv32_cpu_bus_rtl " "Found design unit 1: neorv32_cpu_bus-neorv32_cpu_bus_rtl" { } { { "../neorv32/rtl/core/neorv32_cpu_bus.vhd" "" { Text "/home/stepan/Travail/SETI/Projet/neorv32/rtl/core/neorv32_cpu_bus.vhd" 85 -1 0 } } } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1678183042054 ""} { "Info" "ISGN_ENTITY_NAME" "1 neorv32_cpu_bus " "Found entity 1: neorv32_cpu_bus" { } { { "../neorv32/rtl/core/neorv32_cpu_bus.vhd" "" { Text "/home/stepan/Travail/SETI/Projet/neorv32/rtl/core/neorv32_cpu_bus.vhd" 44 -1 0 } } } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1678183042054 ""} } { } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1678183042054 ""}
+{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/home/stepan/Travail/SETI/Projet/neorv32/rtl/core/neorv32_cpu_alu.vhd 2 1 " "Found 2 design units, including 1 entities, in source file /home/stepan/Travail/SETI/Projet/neorv32/rtl/core/neorv32_cpu_alu.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 neorv32_cpu_alu-neorv32_cpu_cpu_rtl " "Found design unit 1: neorv32_cpu_alu-neorv32_cpu_cpu_rtl" { } { { "../neorv32/rtl/core/neorv32_cpu_alu.vhd" "" { Text "/home/stepan/Travail/SETI/Projet/neorv32/rtl/core/neorv32_cpu_alu.vhd" 80 -1 0 } } } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1678183042055 ""} { "Info" "ISGN_ENTITY_NAME" "1 neorv32_cpu_alu " "Found entity 1: neorv32_cpu_alu" { } { { "../neorv32/rtl/core/neorv32_cpu_alu.vhd" "" { Text "/home/stepan/Travail/SETI/Projet/neorv32/rtl/core/neorv32_cpu_alu.vhd" 44 -1 0 } } } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1678183042055 ""} } { } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1678183042055 ""}
+{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/home/stepan/Travail/SETI/Projet/neorv32/rtl/core/neorv32_cpu.vhd 2 1 " "Found 2 design units, including 1 entities, in source file /home/stepan/Travail/SETI/Projet/neorv32/rtl/core/neorv32_cpu.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 neorv32_cpu-neorv32_cpu_rtl " "Found design unit 1: neorv32_cpu-neorv32_cpu_rtl" { } { { "../neorv32/rtl/core/neorv32_cpu.vhd" "" { Text "/home/stepan/Travail/SETI/Projet/neorv32/rtl/core/neorv32_cpu.vhd" 111 -1 0 } } } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1678183042056 ""} { "Info" "ISGN_ENTITY_NAME" "1 neorv32_cpu " "Found entity 1: neorv32_cpu" { } { { "../neorv32/rtl/core/neorv32_cpu.vhd" "" { Text "/home/stepan/Travail/SETI/Projet/neorv32/rtl/core/neorv32_cpu.vhd" 42 -1 0 } } } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1678183042056 ""} } { } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1678183042056 ""}
+{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/home/stepan/Travail/SETI/Projet/neorv32/rtl/core/neorv32_cfs.vhd 2 1 " "Found 2 design units, including 1 entities, in source file /home/stepan/Travail/SETI/Projet/neorv32/rtl/core/neorv32_cfs.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 neorv32_cfs-neorv32_cfs_rtl " "Found design unit 1: neorv32_cfs-neorv32_cfs_rtl" { } { { "../neorv32/rtl/core/neorv32_cfs.vhd" "" { Text "/home/stepan/Travail/SETI/Projet/neorv32/rtl/core/neorv32_cfs.vhd" 78 -1 0 } } } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1678183042056 ""} { "Info" "ISGN_ENTITY_NAME" "1 neorv32_cfs " "Found entity 1: neorv32_cfs" { } { { "../neorv32/rtl/core/neorv32_cfs.vhd" "" { Text "/home/stepan/Travail/SETI/Projet/neorv32/rtl/core/neorv32_cfs.vhd" 49 -1 0 } } } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1678183042056 ""} } { } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1678183042056 ""}
+{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/home/stepan/Travail/SETI/Projet/neorv32/rtl/core/neorv32_busswitch.vhd 2 1 " "Found 2 design units, including 1 entities, in source file /home/stepan/Travail/SETI/Projet/neorv32/rtl/core/neorv32_busswitch.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 neorv32_busswitch-neorv32_busswitch_rtl " "Found design unit 1: neorv32_busswitch-neorv32_busswitch_rtl" { } { { "../neorv32/rtl/core/neorv32_busswitch.vhd" "" { Text "/home/stepan/Travail/SETI/Projet/neorv32/rtl/core/neorv32_busswitch.vhd" 91 -1 0 } } } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1678183042057 ""} { "Info" "ISGN_ENTITY_NAME" "1 neorv32_busswitch " "Found entity 1: neorv32_busswitch" { } { { "../neorv32/rtl/core/neorv32_busswitch.vhd" "" { Text "/home/stepan/Travail/SETI/Projet/neorv32/rtl/core/neorv32_busswitch.vhd" 45 -1 0 } } } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1678183042057 ""} } { } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1678183042057 ""}
+{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/home/stepan/Travail/SETI/Projet/neorv32/rtl/core/neorv32_bus_keeper.vhd 2 1 " "Found 2 design units, including 1 entities, in source file /home/stepan/Travail/SETI/Projet/neorv32/rtl/core/neorv32_bus_keeper.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 neorv32_bus_keeper-neorv32_bus_keeper_rtl " "Found design unit 1: neorv32_bus_keeper-neorv32_bus_keeper_rtl" { } { { "../neorv32/rtl/core/neorv32_bus_keeper.vhd" "" { Text "/home/stepan/Travail/SETI/Projet/neorv32/rtl/core/neorv32_bus_keeper.vhd" 70 -1 0 } } } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1678183042058 ""} { "Info" "ISGN_ENTITY_NAME" "1 neorv32_bus_keeper " "Found entity 1: neorv32_bus_keeper" { } { { "../neorv32/rtl/core/neorv32_bus_keeper.vhd" "" { Text "/home/stepan/Travail/SETI/Projet/neorv32/rtl/core/neorv32_bus_keeper.vhd" 46 -1 0 } } } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1678183042058 ""} } { } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1678183042058 ""}
+{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/home/stepan/Travail/SETI/Projet/neorv32/rtl/core/neorv32_bootloader_image.vhd 1 0 " "Found 1 design units, including 0 entities, in source file /home/stepan/Travail/SETI/Projet/neorv32/rtl/core/neorv32_bootloader_image.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 neorv32_bootloader_image-body " "Found design unit 1: neorv32_bootloader_image-body" { } { { "../neorv32/rtl/core/neorv32_bootloader_image.vhd" "" { Text "/home/stepan/Travail/SETI/Projet/neorv32/rtl/core/neorv32_bootloader_image.vhd" 8 -1 0 } } } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1678183042058 ""} } { } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1678183042058 ""}
+{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/home/stepan/Travail/SETI/Projet/neorv32/rtl/core/neorv32_boot_rom.vhd 2 1 " "Found 2 design units, including 1 entities, in source file /home/stepan/Travail/SETI/Projet/neorv32/rtl/core/neorv32_boot_rom.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 neorv32_boot_rom-neorv32_boot_rom_rtl " "Found design unit 1: neorv32_boot_rom-neorv32_boot_rom_rtl" { } { { "../neorv32/rtl/core/neorv32_boot_rom.vhd" "" { Text "/home/stepan/Travail/SETI/Projet/neorv32/rtl/core/neorv32_boot_rom.vhd" 58 -1 0 } } } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1678183042059 ""} { "Info" "ISGN_ENTITY_NAME" "1 neorv32_boot_rom " "Found entity 1: neorv32_boot_rom" { } { { "../neorv32/rtl/core/neorv32_boot_rom.vhd" "" { Text "/home/stepan/Travail/SETI/Projet/neorv32/rtl/core/neorv32_boot_rom.vhd" 43 -1 0 } } } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1678183042059 ""} } { } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1678183042059 ""}
+{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/home/stepan/Travail/SETI/Projet/neorv32/rtl/core/neorv32_application_image.vhd 1 0 " "Found 1 design units, including 0 entities, in source file /home/stepan/Travail/SETI/Projet/neorv32/rtl/core/neorv32_application_image.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 neorv32_application_image-body " "Found design unit 1: neorv32_application_image-body" { } { { "../neorv32/rtl/core/neorv32_application_image.vhd" "" { Text "/home/stepan/Travail/SETI/Projet/neorv32/rtl/core/neorv32_application_image.vhd" 8 -1 0 } } } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1678183042059 ""} } { } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1678183042059 ""}
+{ "Info" "ISGN_START_ELABORATION_TOP" "neorv32_test_setup_bootloader " "Elaborating entity \"neorv32_test_setup_bootloader\" for the top level hierarchy" { } { } 0 12127 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "Analysis & Synthesis" 0 -1 1678183042214 ""}
+{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "neorv32_top neorv32_top:neorv32_top_inst " "Elaborating entity \"neorv32_top\" for hierarchy \"neorv32_top:neorv32_top_inst\"" { } { { "../neorv32/rtl/test_setups/neorv32_test_setup_bootloader.vhd" "neorv32_top_inst" { Text "/home/stepan/Travail/SETI/Projet/neorv32/rtl/test_setups/neorv32_test_setup_bootloader.vhd" 69 0 0 } } } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1678183042224 ""}
+{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "rstn_ext neorv32_top.vhd(241) " "Verilog HDL or VHDL warning at neorv32_top.vhd(241): object \"rstn_ext\" assigned a value but never read" { } { { "../neorv32/rtl/core/neorv32_top.vhd" "" { Text "/home/stepan/Travail/SETI/Projet/neorv32/rtl/core/neorv32_top.vhd" 241 0 0 } } } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1678183042226 "|neorv32_test_setup_bootloader|neorv32_top:neorv32_top_inst"}
+{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "cpu_s neorv32_top.vhd(269) " "Verilog HDL or VHDL warning at neorv32_top.vhd(269): object \"cpu_s\" assigned a value but never read" { } { { "../neorv32/rtl/core/neorv32_top.vhd" "" { Text "/home/stepan/Travail/SETI/Projet/neorv32/rtl/core/neorv32_top.vhd" 269 0 0 } } } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1678183042226 "|neorv32_test_setup_bootloader|neorv32_top:neorv32_top_inst"}
+{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "xip_enable neorv32_top.vhd(374) " "Verilog HDL or VHDL warning at neorv32_top.vhd(374): object \"xip_enable\" assigned a value but never read" { } { { "../neorv32/rtl/core/neorv32_top.vhd" "" { Text "/home/stepan/Travail/SETI/Projet/neorv32/rtl/core/neorv32_top.vhd" 374 0 0 } } } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1678183042226 "|neorv32_test_setup_bootloader|neorv32_top:neorv32_top_inst"}
+{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "xip_page neorv32_top.vhd(375) " "Verilog HDL or VHDL warning at neorv32_top.vhd(375): object \"xip_page\" assigned a value but never read" { } { { "../neorv32/rtl/core/neorv32_top.vhd" "" { Text "/home/stepan/Travail/SETI/Projet/neorv32/rtl/core/neorv32_top.vhd" 375 0 0 } } } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1678183042226 "|neorv32_test_setup_bootloader|neorv32_top:neorv32_top_inst"}
+{ "Info" "IVRFX_VHDL_ASSERT_ALWAYS_OCCURS_INFO" "\"NEORV32 PROCESSOR CONFIG NOTE: Peripherals = GPIO MTIME UART0 \" neorv32_top.vhd(381) " "VHDL Assertion Statement at neorv32_top.vhd(381): assertion is false - report \"NEORV32 PROCESSOR CONFIG NOTE: Peripherals = GPIO MTIME UART0 \" (NOTE)" { } { { "../neorv32/rtl/core/neorv32_top.vhd" "" { Text "/home/stepan/Travail/SETI/Projet/neorv32/rtl/core/neorv32_top.vhd" 381 0 0 } } } 0 10544 "VHDL Assertion Statement at %2!s!: assertion is false - report %1!s! (NOTE)" 0 0 "Analysis & Synthesis" 0 -1 1678183042226 "|neorv32_test_setup_bootloader|neorv32_top:neorv32_top_inst"}
+{ "Info" "IVRFX_VHDL_ASSERT_ALWAYS_OCCURS_INFO" "\"NEORV32 PROCESSOR CONFIG NOTE: Boot configuration: Indirect boot via bootloader (processor-internal BOOTROM).\" neorv32_top.vhd(406) " "VHDL Assertion Statement at neorv32_top.vhd(406): assertion is false - report \"NEORV32 PROCESSOR CONFIG NOTE: Boot configuration: Indirect boot via bootloader (processor-internal BOOTROM).\" (NOTE)" { } { { "../neorv32/rtl/core/neorv32_top.vhd" "" { Text "/home/stepan/Travail/SETI/Projet/neorv32/rtl/core/neorv32_top.vhd" 406 0 0 } } } 0 10544 "VHDL Assertion Statement at %2!s!: assertion is false - report %1!s! (NOTE)" 0 0 "Analysis & Synthesis" 0 -1 1678183042226 "|neorv32_test_setup_bootloader|neorv32_top:neorv32_top_inst"}
+{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "neorv32_cpu neorv32_top:neorv32_top_inst\|neorv32_cpu:neorv32_cpu_inst " "Elaborating entity \"neorv32_cpu\" for hierarchy \"neorv32_top:neorv32_top_inst\|neorv32_cpu:neorv32_cpu_inst\"" { } { { "../neorv32/rtl/core/neorv32_top.vhd" "neorv32_cpu_inst" { Text "/home/stepan/Travail/SETI/Projet/neorv32/rtl/core/neorv32_top.vhd" 528 0 0 } } } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1678183042227 ""}
+{ "Info" "IVRFX_VHDL_ASSERT_ALWAYS_OCCURS_INFO" "\"The NEORV32 RISC-V Processor - github.com/stnolting/neorv32\" neorv32_cpu.vhd(161) " "VHDL Assertion Statement at neorv32_cpu.vhd(161): assertion is false - report \"The NEORV32 RISC-V Processor - github.com/stnolting/neorv32\" (NOTE)" { } { { "../neorv32/rtl/core/neorv32_cpu.vhd" "" { Text "/home/stepan/Travail/SETI/Projet/neorv32/rtl/core/neorv32_cpu.vhd" 161 0 0 } } } 0 10544 "VHDL Assertion Statement at %2!s!: assertion is false - report %1!s! (NOTE)" 0 0 "Analysis & Synthesis" 0 -1 1678183042229 "|neorv32_test_setup_bootloader|neorv32_top:neorv32_top_inst|neorv32_cpu:neorv32_cpu_inst"}
+{ "Info" "IVRFX_VHDL_ASSERT_ALWAYS_OCCURS_INFO" "\"NEORV32 CPU CONFIG NOTE: Core ISA ('MARCH') = RV32IM_Zicsr_Zicntr\" neorv32_cpu.vhd(164) " "VHDL Assertion Statement at neorv32_cpu.vhd(164): assertion is false - report \"NEORV32 CPU CONFIG NOTE: Core ISA ('MARCH') = RV32IM_Zicsr_Zicntr\" (NOTE)" { } { { "../neorv32/rtl/core/neorv32_cpu.vhd" "" { Text "/home/stepan/Travail/SETI/Projet/neorv32/rtl/core/neorv32_cpu.vhd" 164 0 0 } } } 0 10544 "VHDL Assertion Statement at %2!s!: assertion is false - report %1!s! (NOTE)" 0 0 "Analysis & Synthesis" 0 -1 1678183042229 "|neorv32_test_setup_bootloader|neorv32_top:neorv32_top_inst|neorv32_cpu:neorv32_cpu_inst"}
+{ "Info" "IVRFX_VHDL_ASSERT_ALWAYS_OCCURS_INFO" "\"NEORV32 CPU NOTE: Assuming this is real hardware.\" neorv32_cpu.vhd(186) " "VHDL Assertion Statement at neorv32_cpu.vhd(186): assertion is false - report \"NEORV32 CPU NOTE: Assuming this is real hardware.\" (NOTE)" { } { { "../neorv32/rtl/core/neorv32_cpu.vhd" "" { Text "/home/stepan/Travail/SETI/Projet/neorv32/rtl/core/neorv32_cpu.vhd" 186 0 0 } } } 0 10544 "VHDL Assertion Statement at %2!s!: assertion is false - report %1!s! (NOTE)" 0 0 "Analysis & Synthesis" 0 -1 1678183042229 "|neorv32_test_setup_bootloader|neorv32_top:neorv32_top_inst|neorv32_cpu:neorv32_cpu_inst"}
+{ "Info" "IVRFX_VHDL_ASSERT_ALWAYS_OCCURS_INFO" "\"NEORV32 CPU CONFIG NOTE: Boot from address 0xffff0000.\" neorv32_cpu.vhd(196) " "VHDL Assertion Statement at neorv32_cpu.vhd(196): assertion is false - report \"NEORV32 CPU CONFIG NOTE: Boot from address 0xffff0000.\" (NOTE)" { } { { "../neorv32/rtl/core/neorv32_cpu.vhd" "" { Text "/home/stepan/Travail/SETI/Projet/neorv32/rtl/core/neorv32_cpu.vhd" 196 0 0 } } } 0 10544 "VHDL Assertion Statement at %2!s!: assertion is false - report %1!s! (NOTE)" 0 0 "Analysis & Synthesis" 0 -1 1678183042229 "|neorv32_test_setup_bootloader|neorv32_top:neorv32_top_inst|neorv32_cpu:neorv32_cpu_inst"}
+{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "neorv32_cpu_control neorv32_top:neorv32_top_inst\|neorv32_cpu:neorv32_cpu_inst\|neorv32_cpu_control:neorv32_cpu_control_inst " "Elaborating entity \"neorv32_cpu_control\" for hierarchy \"neorv32_top:neorv32_top_inst\|neorv32_cpu:neorv32_cpu_inst\|neorv32_cpu_control:neorv32_cpu_control_inst\"" { } { { "../neorv32/rtl/core/neorv32_cpu.vhd" "neorv32_cpu_control_inst" { Text "/home/stepan/Travail/SETI/Projet/neorv32/rtl/core/neorv32_cpu.vhd" 256 0 0 } } } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1678183042230 ""}
+{ "Warning" "WVRFX_VHDL_NULL_RANGE" "neorv32_cpu_control.vhd(250) " "VHDL Subtype or Type Declaration warning at neorv32_cpu_control.vhd(250): subtype or type has null range" { } { { "../neorv32/rtl/core/neorv32_cpu_control.vhd" "" { Text "/home/stepan/Travail/SETI/Projet/neorv32/rtl/core/neorv32_cpu_control.vhd" 250 0 0 } } } 0 10445 "VHDL Subtype or Type Declaration warning at %1!s!: subtype or type has null range" 0 0 "Analysis & Synthesis" 0 -1 1678183042239 "|neorv32_test_setup_bootloader|neorv32_top:neorv32_top_inst|neorv32_cpu:neorv32_cpu_inst|neorv32_cpu_control:neorv32_cpu_control_inst"}
+{ "Warning" "WVRFX_VHDL_NULL_RANGE" "neorv32_cpu_control.vhd(252) " "VHDL Subtype or Type Declaration warning at neorv32_cpu_control.vhd(252): subtype or type has null range" { } { { "../neorv32/rtl/core/neorv32_cpu_control.vhd" "" { Text "/home/stepan/Travail/SETI/Projet/neorv32/rtl/core/neorv32_cpu_control.vhd" 252 0 0 } } } 0 10445 "VHDL Subtype or Type Declaration warning at %1!s!: subtype or type has null range" 0 0 "Analysis & Synthesis" 0 -1 1678183042239 "|neorv32_test_setup_bootloader|neorv32_top:neorv32_top_inst|neorv32_cpu:neorv32_cpu_inst|neorv32_cpu_control:neorv32_cpu_control_inst"}
+{ "Warning" "WVRFX_VHDL_NULL_RANGE" "neorv32_cpu_control.vhd(254) " "VHDL Subtype or Type Declaration warning at neorv32_cpu_control.vhd(254): subtype or type has null range" { } { { "../neorv32/rtl/core/neorv32_cpu_control.vhd" "" { Text "/home/stepan/Travail/SETI/Projet/neorv32/rtl/core/neorv32_cpu_control.vhd" 254 0 0 } } } 0 10445 "VHDL Subtype or Type Declaration warning at %1!s!: subtype or type has null range" 0 0 "Analysis & Synthesis" 0 -1 1678183042239 "|neorv32_test_setup_bootloader|neorv32_top:neorv32_top_inst|neorv32_cpu:neorv32_cpu_inst|neorv32_cpu_control:neorv32_cpu_control_inst"}
+{ "Warning" "WVRFX_VHDL_NULL_RANGE" "neorv32_cpu_control.vhd(256) " "VHDL Subtype or Type Declaration warning at neorv32_cpu_control.vhd(256): subtype or type has null range" { } { { "../neorv32/rtl/core/neorv32_cpu_control.vhd" "" { Text "/home/stepan/Travail/SETI/Projet/neorv32/rtl/core/neorv32_cpu_control.vhd" 256 0 0 } } } 0 10445 "VHDL Subtype or Type Declaration warning at %1!s!: subtype or type has null range" 0 0 "Analysis & Synthesis" 0 -1 1678183042239 "|neorv32_test_setup_bootloader|neorv32_top:neorv32_top_inst|neorv32_cpu:neorv32_cpu_inst|neorv32_cpu_control:neorv32_cpu_control_inst"}
+{ "Warning" "WVRFX_VHDL_NULL_RANGE" "neorv32_cpu_control.vhd(258) " "VHDL Subtype or Type Declaration warning at neorv32_cpu_control.vhd(258): subtype or type has null range" { } { { "../neorv32/rtl/core/neorv32_cpu_control.vhd" "" { Text "/home/stepan/Travail/SETI/Projet/neorv32/rtl/core/neorv32_cpu_control.vhd" 258 0 0 } } } 0 10445 "VHDL Subtype or Type Declaration warning at %1!s!: subtype or type has null range" 0 0 "Analysis & Synthesis" 0 -1 1678183042239 "|neorv32_test_setup_bootloader|neorv32_top:neorv32_top_inst|neorv32_cpu:neorv32_cpu_inst|neorv32_cpu_control:neorv32_cpu_control_inst"}
+{ "Warning" "WVRFX_VHDL_NULL_RANGE" "neorv32_cpu_control.vhd(366) " "VHDL Subtype or Type Declaration warning at neorv32_cpu_control.vhd(366): subtype or type has null range" { } { { "../neorv32/rtl/core/neorv32_cpu_control.vhd" "" { Text "/home/stepan/Travail/SETI/Projet/neorv32/rtl/core/neorv32_cpu_control.vhd" 366 0 0 } } } 0 10445 "VHDL Subtype or Type Declaration warning at %1!s!: subtype or type has null range" 0 0 "Analysis & Synthesis" 0 -1 1678183042239 "|neorv32_test_setup_bootloader|neorv32_top:neorv32_top_inst|neorv32_cpu:neorv32_cpu_inst|neorv32_cpu_control:neorv32_cpu_control_inst"}
+{ "Warning" "WVRFX_L2_HDL_CONDITION_EXP_IS_CONST" "neorv32_cpu_control.vhd(1154) " "Verilog HDL or VHDL warning at neorv32_cpu_control.vhd(1154): conditional expression evaluates to a constant" { } { { "../neorv32/rtl/core/neorv32_cpu_control.vhd" "" { Text "/home/stepan/Travail/SETI/Projet/neorv32/rtl/core/neorv32_cpu_control.vhd" 1154 0 0 } } } 0 10037 "Verilog HDL or VHDL warning at %1!s!: conditional expression evaluates to a constant" 0 0 "Analysis & Synthesis" 0 -1 1678183042239 "|neorv32_test_setup_bootloader|neorv32_top:neorv32_top_inst|neorv32_cpu:neorv32_cpu_inst|neorv32_cpu_control:neorv32_cpu_control_inst"}
+{ "Warning" "WVRFX_VHDL_NULL_RANGE" "neorv32_cpu_control.vhd(2084) " "VHDL Subtype or Type Declaration warning at neorv32_cpu_control.vhd(2084): subtype or type has null range" { } { { "../neorv32/rtl/core/neorv32_cpu_control.vhd" "" { Text "/home/stepan/Travail/SETI/Projet/neorv32/rtl/core/neorv32_cpu_control.vhd" 2084 0 0 } } } 0 10445 "VHDL Subtype or Type Declaration warning at %1!s!: subtype or type has null range" 0 0 "Analysis & Synthesis" 0 -1 1678183042239 "|neorv32_test_setup_bootloader|neorv32_top:neorv32_top_inst|neorv32_cpu:neorv32_cpu_inst|neorv32_cpu_control:neorv32_cpu_control_inst"}
+{ "Warning" "WVRFX_VHDL_NULL_RANGE" "neorv32_cpu_control.vhd(2490) " "VHDL Subtype or Type Declaration warning at neorv32_cpu_control.vhd(2490): subtype or type has null range" { } { { "../neorv32/rtl/core/neorv32_cpu_control.vhd" "" { Text "/home/stepan/Travail/SETI/Projet/neorv32/rtl/core/neorv32_cpu_control.vhd" 2490 0 0 } } } 0 10445 "VHDL Subtype or Type Declaration warning at %1!s!: subtype or type has null range" 0 0 "Analysis & Synthesis" 0 -1 1678183042239 "|neorv32_test_setup_bootloader|neorv32_top:neorv32_top_inst|neorv32_cpu:neorv32_cpu_inst|neorv32_cpu_control:neorv32_cpu_control_inst"}
+{ "Warning" "WVRFX_VHDL_NULL_RANGE" "neorv32_cpu_control.vhd(2527) " "VHDL Subtype or Type Declaration warning at neorv32_cpu_control.vhd(2527): subtype or type has null range" { } { { "../neorv32/rtl/core/neorv32_cpu_control.vhd" "" { Text "/home/stepan/Travail/SETI/Projet/neorv32/rtl/core/neorv32_cpu_control.vhd" 2527 0 0 } } } 0 10445 "VHDL Subtype or Type Declaration warning at %1!s!: subtype or type has null range" 0 0 "Analysis & Synthesis" 0 -1 1678183042239 "|neorv32_test_setup_bootloader|neorv32_top:neorv32_top_inst|neorv32_cpu:neorv32_cpu_inst|neorv32_cpu_control:neorv32_cpu_control_inst"}
+{ "Warning" "WVRFX_VHDL_IGNORED_ASSIGNMENT_TO_NULL_RANGE" "neorv32_cpu_control.vhd(2560) " "VHDL warning at neorv32_cpu_control.vhd(2560): ignored assignment of value to null range" { } { { "../neorv32/rtl/core/neorv32_cpu_control.vhd" "" { Text "/home/stepan/Travail/SETI/Projet/neorv32/rtl/core/neorv32_cpu_control.vhd" 2560 0 0 } } } 0 10296 "VHDL warning at %1!s!: ignored assignment of value to null range" 0 0 "Analysis & Synthesis" 0 -1 1678183042239 "|neorv32_test_setup_bootloader|neorv32_top:neorv32_top_inst|neorv32_cpu:neorv32_cpu_inst|neorv32_cpu_control:neorv32_cpu_control_inst"}
+{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "neorv32_fifo neorv32_top:neorv32_top_inst\|neorv32_cpu:neorv32_cpu_inst\|neorv32_cpu_control:neorv32_cpu_control_inst\|neorv32_fifo:\\prefetch_buffer:0:prefetch_buffer_inst " "Elaborating entity \"neorv32_fifo\" for hierarchy \"neorv32_top:neorv32_top_inst\|neorv32_cpu:neorv32_cpu_inst\|neorv32_cpu_control:neorv32_cpu_control_inst\|neorv32_fifo:\\prefetch_buffer:0:prefetch_buffer_inst\"" { } { { "../neorv32/rtl/core/neorv32_cpu_control.vhd" "\\prefetch_buffer:0:prefetch_buffer_inst" { Text "/home/stepan/Travail/SETI/Projet/neorv32/rtl/core/neorv32_cpu_control.vhd" 495 0 0 } } } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1678183042239 ""}
+{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "neorv32_cpu_regfile neorv32_top:neorv32_top_inst\|neorv32_cpu:neorv32_cpu_inst\|neorv32_cpu_regfile:neorv32_cpu_regfile_inst " "Elaborating entity \"neorv32_cpu_regfile\" for hierarchy \"neorv32_top:neorv32_top_inst\|neorv32_cpu:neorv32_cpu_inst\|neorv32_cpu_regfile:neorv32_cpu_regfile_inst\"" { } { { "../neorv32/rtl/core/neorv32_cpu.vhd" "neorv32_cpu_regfile_inst" { Text "/home/stepan/Travail/SETI/Projet/neorv32/rtl/core/neorv32_cpu.vhd" 348 0 0 } } } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1678183042242 ""}
+{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram neorv32_top:neorv32_top_inst\|neorv32_cpu:neorv32_cpu_inst\|neorv32_cpu_regfile:neorv32_cpu_regfile_inst\|altsyncram:reg_file\[0\]\[31\]__1 " "Elaborating entity \"altsyncram\" for hierarchy \"neorv32_top:neorv32_top_inst\|neorv32_cpu:neorv32_cpu_inst\|neorv32_cpu_regfile:neorv32_cpu_regfile_inst\|altsyncram:reg_file\[0\]\[31\]__1\"" { } { } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1678183042267 ""}
+{ "Info" "ISGN_ELABORATION_HEADER" "neorv32_top:neorv32_top_inst\|neorv32_cpu:neorv32_cpu_inst\|neorv32_cpu_regfile:neorv32_cpu_regfile_inst\|altsyncram:reg_file\[0\]\[31\]__1 " "Elaborated megafunction instantiation \"neorv32_top:neorv32_top_inst\|neorv32_cpu:neorv32_cpu_inst\|neorv32_cpu_regfile:neorv32_cpu_regfile_inst\|altsyncram:reg_file\[0\]\[31\]__1\"" { } { } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1678183042267 ""}
+{ "Info" "ISGN_MEGAFN_PARAM_TOP" "neorv32_top:neorv32_top_inst\|neorv32_cpu:neorv32_cpu_inst\|neorv32_cpu_regfile:neorv32_cpu_regfile_inst\|altsyncram:reg_file\[0\]\[31\]__1 " "Instantiated megafunction \"neorv32_top:neorv32_top_inst\|neorv32_cpu:neorv32_cpu_inst\|neorv32_cpu_regfile:neorv32_cpu_regfile_inst\|altsyncram:reg_file\[0\]\[31\]__1\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "OPERATION_MODE DUAL_PORT " "Parameter \"OPERATION_MODE\" = \"DUAL_PORT\"" { } { } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1678183042267 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "WIDTH_A 32 " "Parameter \"WIDTH_A\" = \"32\"" { } { } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1678183042267 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "WIDTHAD_A 5 " "Parameter \"WIDTHAD_A\" = \"5\"" { } { } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1678183042267 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "NUMWORDS_A 32 " "Parameter \"NUMWORDS_A\" = \"32\"" { } { } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1678183042267 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "WIDTH_B 32 " "Parameter \"WIDTH_B\" = \"32\"" { } { } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1678183042267 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "WIDTHAD_B 5 " "Parameter \"WIDTHAD_B\" = \"5\"" { } { } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1678183042267 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "NUMWORDS_B 32 " "Parameter \"NUMWORDS_B\" = \"32\"" { } { } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1678183042267 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "ADDRESS_ACLR_A NONE " "Parameter \"ADDRESS_ACLR_A\" = \"NONE\"" { } { } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1678183042267 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "OUTDATA_REG_B UNREGISTERED " "Parameter \"OUTDATA_REG_B\" = \"UNREGISTERED\"" { } { } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1678183042267 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "ADDRESS_ACLR_B NONE " "Parameter \"ADDRESS_ACLR_B\" = \"NONE\"" { } { } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1678183042267 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "OUTDATA_ACLR_B NONE " "Parameter \"OUTDATA_ACLR_B\" = \"NONE\"" { } { } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1678183042267 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "ADDRESS_REG_B CLOCK0 " "Parameter \"ADDRESS_REG_B\" = \"CLOCK0\"" { } { } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1678183042267 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "INDATA_ACLR_A NONE " "Parameter \"INDATA_ACLR_A\" = \"NONE\"" { } { } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1678183042267 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "WRCONTROL_ACLR_A NONE " "Parameter \"WRCONTROL_ACLR_A\" = \"NONE\"" { } { } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1678183042267 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "READ_DURING_WRITE_MODE_MIXED_PORTS OLD_DATA " "Parameter \"READ_DURING_WRITE_MODE_MIXED_PORTS\" = \"OLD_DATA\"" { } { } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1678183042267 ""} } { } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1678183042267 ""}
+{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altsyncram_u2n1.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/altsyncram_u2n1.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altsyncram_u2n1 " "Found entity 1: altsyncram_u2n1" { } { { "db/altsyncram_u2n1.tdf" "" { Text "/home/stepan/Travail/SETI/Projet/proj_quartus/db/altsyncram_u2n1.tdf" 28 1 0 } } } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1678183042299 ""} } { } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1678183042299 ""}
+{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram_u2n1 neorv32_top:neorv32_top_inst\|neorv32_cpu:neorv32_cpu_inst\|neorv32_cpu_regfile:neorv32_cpu_regfile_inst\|altsyncram:reg_file\[0\]\[31\]__1\|altsyncram_u2n1:auto_generated " "Elaborating entity \"altsyncram_u2n1\" for hierarchy \"neorv32_top:neorv32_top_inst\|neorv32_cpu:neorv32_cpu_inst\|neorv32_cpu_regfile:neorv32_cpu_regfile_inst\|altsyncram:reg_file\[0\]\[31\]__1\|altsyncram_u2n1:auto_generated\"" { } { { "altsyncram.tdf" "auto_generated" { Text "/home/stepan/Travail/SETI/Projet/Quartus/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1678183042299 ""}
+{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "neorv32_cpu_alu neorv32_top:neorv32_top_inst\|neorv32_cpu:neorv32_cpu_inst\|neorv32_cpu_alu:neorv32_cpu_alu_inst " "Elaborating entity \"neorv32_cpu_alu\" for hierarchy \"neorv32_top:neorv32_top_inst\|neorv32_cpu:neorv32_cpu_inst\|neorv32_cpu_alu:neorv32_cpu_alu_inst\"" { } { { "../neorv32/rtl/core/neorv32_cpu.vhd" "neorv32_cpu_alu_inst" { Text "/home/stepan/Travail/SETI/Projet/neorv32/rtl/core/neorv32_cpu.vhd" 374 0 0 } } } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1678183042306 ""}
+{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "neorv32_cpu_cp_shifter neorv32_top:neorv32_top_inst\|neorv32_cpu:neorv32_cpu_inst\|neorv32_cpu_alu:neorv32_cpu_alu_inst\|neorv32_cpu_cp_shifter:neorv32_cpu_cp_shifter_inst " "Elaborating entity \"neorv32_cpu_cp_shifter\" for hierarchy \"neorv32_top:neorv32_top_inst\|neorv32_cpu:neorv32_cpu_inst\|neorv32_cpu_alu:neorv32_cpu_alu_inst\|neorv32_cpu_cp_shifter:neorv32_cpu_cp_shifter_inst\"" { } { { "../neorv32/rtl/core/neorv32_cpu_alu.vhd" "neorv32_cpu_cp_shifter_inst" { Text "/home/stepan/Travail/SETI/Projet/neorv32/rtl/core/neorv32_cpu_alu.vhd" 216 0 0 } } } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1678183042308 ""}
+{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "neorv32_cpu_cp_muldiv neorv32_top:neorv32_top_inst\|neorv32_cpu:neorv32_cpu_inst\|neorv32_cpu_alu:neorv32_cpu_alu_inst\|neorv32_cpu_cp_muldiv:\\neorv32_cpu_cp_muldiv_inst_true:neorv32_cpu_cp_muldiv_inst " "Elaborating entity \"neorv32_cpu_cp_muldiv\" for hierarchy \"neorv32_top:neorv32_top_inst\|neorv32_cpu:neorv32_cpu_inst\|neorv32_cpu_alu:neorv32_cpu_alu_inst\|neorv32_cpu_cp_muldiv:\\neorv32_cpu_cp_muldiv_inst_true:neorv32_cpu_cp_muldiv_inst\"" { } { { "../neorv32/rtl/core/neorv32_cpu_alu.vhd" "\\neorv32_cpu_cp_muldiv_inst_true:neorv32_cpu_cp_muldiv_inst" { Text "/home/stepan/Travail/SETI/Projet/neorv32/rtl/core/neorv32_cpu_alu.vhd" 240 0 0 } } } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1678183042310 ""}
+{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "neorv32_cpu_bus neorv32_top:neorv32_top_inst\|neorv32_cpu:neorv32_cpu_inst\|neorv32_cpu_bus:neorv32_cpu_bus_inst " "Elaborating entity \"neorv32_cpu_bus\" for hierarchy \"neorv32_top:neorv32_top_inst\|neorv32_cpu:neorv32_cpu_inst\|neorv32_cpu_bus:neorv32_cpu_bus_inst\"" { } { { "../neorv32/rtl/core/neorv32_cpu.vhd" "neorv32_cpu_bus_inst" { Text "/home/stepan/Travail/SETI/Projet/neorv32/rtl/core/neorv32_cpu.vhd" 412 0 0 } } } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1678183042313 ""}
+{ "Warning" "WVRFX_VHDL_NULL_RANGE" "neorv32_cpu_bus.vhd(114) " "VHDL Subtype or Type Declaration warning at neorv32_cpu_bus.vhd(114): subtype or type has null range" { } { { "../neorv32/rtl/core/neorv32_cpu_bus.vhd" "" { Text "/home/stepan/Travail/SETI/Projet/neorv32/rtl/core/neorv32_cpu_bus.vhd" 114 0 0 } } } 0 10445 "VHDL Subtype or Type Declaration warning at %1!s!: subtype or type has null range" 0 0 "Analysis & Synthesis" 0 -1 1678183042314 "|neorv32_test_setup_bootloader|neorv32_top:neorv32_top_inst|neorv32_cpu:neorv32_cpu_inst|neorv32_cpu_bus:neorv32_cpu_bus_inst"}
+{ "Warning" "WVRFX_VHDL_NULL_RANGE" "neorv32_cpu_bus.vhd(115) " "VHDL Subtype or Type Declaration warning at neorv32_cpu_bus.vhd(115): subtype or type has null range" { } { { "../neorv32/rtl/core/neorv32_cpu_bus.vhd" "" { Text "/home/stepan/Travail/SETI/Projet/neorv32/rtl/core/neorv32_cpu_bus.vhd" 115 0 0 } } } 0 10445 "VHDL Subtype or Type Declaration warning at %1!s!: subtype or type has null range" 0 0 "Analysis & Synthesis" 0 -1 1678183042314 "|neorv32_test_setup_bootloader|neorv32_top:neorv32_top_inst|neorv32_cpu:neorv32_cpu_inst|neorv32_cpu_bus:neorv32_cpu_bus_inst"}
+{ "Warning" "WVRFX_VHDL_NULL_RANGE" "neorv32_cpu_bus.vhd(116) " "VHDL Subtype or Type Declaration warning at neorv32_cpu_bus.vhd(116): subtype or type has null range" { } { { "../neorv32/rtl/core/neorv32_cpu_bus.vhd" "" { Text "/home/stepan/Travail/SETI/Projet/neorv32/rtl/core/neorv32_cpu_bus.vhd" 116 0 0 } } } 0 10445 "VHDL Subtype or Type Declaration warning at %1!s!: subtype or type has null range" 0 0 "Analysis & Synthesis" 0 -1 1678183042314 "|neorv32_test_setup_bootloader|neorv32_top:neorv32_top_inst|neorv32_cpu:neorv32_cpu_inst|neorv32_cpu_bus:neorv32_cpu_bus_inst"}
+{ "Warning" "WVRFX_VHDL_NULL_RANGE" "neorv32_cpu_bus.vhd(117) " "VHDL Subtype or Type Declaration warning at neorv32_cpu_bus.vhd(117): subtype or type has null range" { } { { "../neorv32/rtl/core/neorv32_cpu_bus.vhd" "" { Text "/home/stepan/Travail/SETI/Projet/neorv32/rtl/core/neorv32_cpu_bus.vhd" 117 0 0 } } } 0 10445 "VHDL Subtype or Type Declaration warning at %1!s!: subtype or type has null range" 0 0 "Analysis & Synthesis" 0 -1 1678183042314 "|neorv32_test_setup_bootloader|neorv32_top:neorv32_top_inst|neorv32_cpu:neorv32_cpu_inst|neorv32_cpu_bus:neorv32_cpu_bus_inst"}
+{ "Warning" "WVRFX_VHDL_NULL_RANGE" "neorv32_cpu_bus.vhd(118) " "VHDL Subtype or Type Declaration warning at neorv32_cpu_bus.vhd(118): subtype or type has null range" { } { { "../neorv32/rtl/core/neorv32_cpu_bus.vhd" "" { Text "/home/stepan/Travail/SETI/Projet/neorv32/rtl/core/neorv32_cpu_bus.vhd" 118 0 0 } } } 0 10445 "VHDL Subtype or Type Declaration warning at %1!s!: subtype or type has null range" 0 0 "Analysis & Synthesis" 0 -1 1678183042314 "|neorv32_test_setup_bootloader|neorv32_top:neorv32_top_inst|neorv32_cpu:neorv32_cpu_inst|neorv32_cpu_bus:neorv32_cpu_bus_inst"}
+{ "Warning" "WVRFX_VHDL_NULL_RANGE" "neorv32_cpu_bus.vhd(119) " "VHDL Subtype or Type Declaration warning at neorv32_cpu_bus.vhd(119): subtype or type has null range" { } { { "../neorv32/rtl/core/neorv32_cpu_bus.vhd" "" { Text "/home/stepan/Travail/SETI/Projet/neorv32/rtl/core/neorv32_cpu_bus.vhd" 119 0 0 } } } 0 10445 "VHDL Subtype or Type Declaration warning at %1!s!: subtype or type has null range" 0 0 "Analysis & Synthesis" 0 -1 1678183042314 "|neorv32_test_setup_bootloader|neorv32_top:neorv32_top_inst|neorv32_cpu:neorv32_cpu_inst|neorv32_cpu_bus:neorv32_cpu_bus_inst"}
+{ "Warning" "WVRFX_VHDL_NULL_RANGE" "neorv32_cpu_bus.vhd(120) " "VHDL Subtype or Type Declaration warning at neorv32_cpu_bus.vhd(120): subtype or type has null range" { } { { "../neorv32/rtl/core/neorv32_cpu_bus.vhd" "" { Text "/home/stepan/Travail/SETI/Projet/neorv32/rtl/core/neorv32_cpu_bus.vhd" 120 0 0 } } } 0 10445 "VHDL Subtype or Type Declaration warning at %1!s!: subtype or type has null range" 0 0 "Analysis & Synthesis" 0 -1 1678183042314 "|neorv32_test_setup_bootloader|neorv32_top:neorv32_top_inst|neorv32_cpu:neorv32_cpu_inst|neorv32_cpu_bus:neorv32_cpu_bus_inst"}
+{ "Warning" "WVRFX_VHDL_NULL_RANGE" "neorv32_cpu_bus.vhd(121) " "VHDL Subtype or Type Declaration warning at neorv32_cpu_bus.vhd(121): subtype or type has null range" { } { { "../neorv32/rtl/core/neorv32_cpu_bus.vhd" "" { Text "/home/stepan/Travail/SETI/Projet/neorv32/rtl/core/neorv32_cpu_bus.vhd" 121 0 0 } } } 0 10445 "VHDL Subtype or Type Declaration warning at %1!s!: subtype or type has null range" 0 0 "Analysis & Synthesis" 0 -1 1678183042315 "|neorv32_test_setup_bootloader|neorv32_top:neorv32_top_inst|neorv32_cpu:neorv32_cpu_inst|neorv32_cpu_bus:neorv32_cpu_bus_inst"}
+{ "Warning" "WVRFX_VHDL_NULL_RANGE" "neorv32_cpu_bus.vhd(122) " "VHDL Subtype or Type Declaration warning at neorv32_cpu_bus.vhd(122): subtype or type has null range" { } { { "../neorv32/rtl/core/neorv32_cpu_bus.vhd" "" { Text "/home/stepan/Travail/SETI/Projet/neorv32/rtl/core/neorv32_cpu_bus.vhd" 122 0 0 } } } 0 10445 "VHDL Subtype or Type Declaration warning at %1!s!: subtype or type has null range" 0 0 "Analysis & Synthesis" 0 -1 1678183042315 "|neorv32_test_setup_bootloader|neorv32_top:neorv32_top_inst|neorv32_cpu:neorv32_cpu_inst|neorv32_cpu_bus:neorv32_cpu_bus_inst"}
+{ "Warning" "WVRFX_VHDL_NULL_RANGE" "neorv32_cpu_bus.vhd(427) " "VHDL Subtype or Type Declaration warning at neorv32_cpu_bus.vhd(427): subtype or type has null range" { } { { "../neorv32/rtl/core/neorv32_cpu_bus.vhd" "" { Text "/home/stepan/Travail/SETI/Projet/neorv32/rtl/core/neorv32_cpu_bus.vhd" 427 0 0 } } } 0 10445 "VHDL Subtype or Type Declaration warning at %1!s!: subtype or type has null range" 0 0 "Analysis & Synthesis" 0 -1 1678183042315 "|neorv32_test_setup_bootloader|neorv32_top:neorv32_top_inst|neorv32_cpu:neorv32_cpu_inst|neorv32_cpu_bus:neorv32_cpu_bus_inst"}
+{ "Warning" "WVRFX_VHDL_NULL_RANGE" "neorv32_cpu_bus.vhd(446) " "VHDL Subtype or Type Declaration warning at neorv32_cpu_bus.vhd(446): subtype or type has null range" { } { { "../neorv32/rtl/core/neorv32_cpu_bus.vhd" "" { Text "/home/stepan/Travail/SETI/Projet/neorv32/rtl/core/neorv32_cpu_bus.vhd" 446 0 0 } } } 0 10445 "VHDL Subtype or Type Declaration warning at %1!s!: subtype or type has null range" 0 0 "Analysis & Synthesis" 0 -1 1678183042315 "|neorv32_test_setup_bootloader|neorv32_top:neorv32_top_inst|neorv32_cpu:neorv32_cpu_inst|neorv32_cpu_bus:neorv32_cpu_bus_inst"}
+{ "Warning" "WVRFX_VHDL_NULL_RANGE" "neorv32_cpu_bus.vhd(467) " "VHDL Subtype or Type Declaration warning at neorv32_cpu_bus.vhd(467): subtype or type has null range" { } { { "../neorv32/rtl/core/neorv32_cpu_bus.vhd" "" { Text "/home/stepan/Travail/SETI/Projet/neorv32/rtl/core/neorv32_cpu_bus.vhd" 467 0 0 } } } 0 10445 "VHDL Subtype or Type Declaration warning at %1!s!: subtype or type has null range" 0 0 "Analysis & Synthesis" 0 -1 1678183042315 "|neorv32_test_setup_bootloader|neorv32_top:neorv32_top_inst|neorv32_cpu:neorv32_cpu_inst|neorv32_cpu_bus:neorv32_cpu_bus_inst"}
+{ "Warning" "WVRFX_VHDL_NULL_RANGE" "neorv32_cpu_bus.vhd(500) " "VHDL Subtype or Type Declaration warning at neorv32_cpu_bus.vhd(500): subtype or type has null range" { } { { "../neorv32/rtl/core/neorv32_cpu_bus.vhd" "" { Text "/home/stepan/Travail/SETI/Projet/neorv32/rtl/core/neorv32_cpu_bus.vhd" 500 0 0 } } } 0 10445 "VHDL Subtype or Type Declaration warning at %1!s!: subtype or type has null range" 0 0 "Analysis & Synthesis" 0 -1 1678183042315 "|neorv32_test_setup_bootloader|neorv32_top:neorv32_top_inst|neorv32_cpu:neorv32_cpu_inst|neorv32_cpu_bus:neorv32_cpu_bus_inst"}
+{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "neorv32_busswitch neorv32_top:neorv32_top_inst\|neorv32_busswitch:neorv32_busswitch_inst " "Elaborating entity \"neorv32_busswitch\" for hierarchy \"neorv32_top:neorv32_top_inst\|neorv32_busswitch:neorv32_busswitch_inst\"" { } { { "../neorv32/rtl/core/neorv32_top.vhd" "neorv32_busswitch_inst" { Text "/home/stepan/Travail/SETI/Projet/neorv32/rtl/core/neorv32_top.vhd" 676 0 0 } } } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1678183042316 ""}
+{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "neorv32_bus_keeper neorv32_top:neorv32_top_inst\|neorv32_bus_keeper:neorv32_bus_keeper_inst " "Elaborating entity \"neorv32_bus_keeper\" for hierarchy \"neorv32_top:neorv32_top_inst\|neorv32_bus_keeper:neorv32_bus_keeper_inst\"" { } { { "../neorv32/rtl/core/neorv32_top.vhd" "neorv32_bus_keeper_inst" { Text "/home/stepan/Travail/SETI/Projet/neorv32/rtl/core/neorv32_top.vhd" 748 0 0 } } } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1678183042317 ""}
+{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "neorv32_imem neorv32_top:neorv32_top_inst\|neorv32_imem:\\neorv32_int_imem_inst_true:neorv32_int_imem_inst " "Elaborating entity \"neorv32_imem\" for hierarchy \"neorv32_top:neorv32_top_inst\|neorv32_imem:\\neorv32_int_imem_inst_true:neorv32_int_imem_inst\"" { } { { "../neorv32/rtl/core/neorv32_top.vhd" "\\neorv32_int_imem_inst_true:neorv32_int_imem_inst" { Text "/home/stepan/Travail/SETI/Projet/neorv32/rtl/core/neorv32_top.vhd" 784 0 0 } } } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1678183042318 ""}
+{ "Info" "IVRFX_VHDL_ASSERT_ALWAYS_OCCURS_INFO" "\"NEORV32 PROCESSOR CONFIG NOTE: Using DEFAULT platform-agnostic IMEM.\" neorv32_imem.default.vhd(89) " "VHDL Assertion Statement at neorv32_imem.default.vhd(89): assertion is false - report \"NEORV32 PROCESSOR CONFIG NOTE: Using DEFAULT platform-agnostic IMEM.\" (NOTE)" { } { { "../neorv32/rtl/core/mem/neorv32_imem.default.vhd" "" { Text "/home/stepan/Travail/SETI/Projet/neorv32/rtl/core/mem/neorv32_imem.default.vhd" 89 0 0 } } } 0 10544 "VHDL Assertion Statement at %2!s!: assertion is false - report %1!s! (NOTE)" 0 0 "Analysis & Synthesis" 0 -1 1678183042319 "|neorv32_test_setup_bootloader|neorv32_top:neorv32_top_inst|neorv32_imem:\neorv32_int_imem_inst_true:neorv32_int_imem_inst"}
+{ "Info" "IVRFX_VHDL_ASSERT_ALWAYS_OCCURS_INFO" "\"NEORV32 PROCESSOR CONFIG NOTE: Implementing processor-internal IMEM as blank RAM (16384 bytes).\" neorv32_imem.default.vhd(96) " "VHDL Assertion Statement at neorv32_imem.default.vhd(96): assertion is false - report \"NEORV32 PROCESSOR CONFIG NOTE: Implementing processor-internal IMEM as blank RAM (16384 bytes).\" (NOTE)" { } { { "../neorv32/rtl/core/mem/neorv32_imem.default.vhd" "" { Text "/home/stepan/Travail/SETI/Projet/neorv32/rtl/core/mem/neorv32_imem.default.vhd" 96 0 0 } } } 0 10544 "VHDL Assertion Statement at %2!s!: assertion is false - report %1!s! (NOTE)" 0 0 "Analysis & Synthesis" 0 -1 1678183042319 "|neorv32_test_setup_bootloader|neorv32_top:neorv32_top_inst|neorv32_imem:\neorv32_int_imem_inst_true:neorv32_int_imem_inst"}
+{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "neorv32_dmem neorv32_top:neorv32_top_inst\|neorv32_dmem:\\neorv32_int_dmem_inst_true:neorv32_int_dmem_inst " "Elaborating entity \"neorv32_dmem\" for hierarchy \"neorv32_top:neorv32_top_inst\|neorv32_dmem:\\neorv32_int_dmem_inst_true:neorv32_int_dmem_inst\"" { } { { "../neorv32/rtl/core/neorv32_top.vhd" "\\neorv32_int_dmem_inst_true:neorv32_int_dmem_inst" { Text "/home/stepan/Travail/SETI/Projet/neorv32/rtl/core/neorv32_top.vhd" 813 0 0 } } } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1678183042320 ""}
+{ "Info" "IVRFX_VHDL_ASSERT_ALWAYS_OCCURS_INFO" "\"NEORV32 PROCESSOR CONFIG NOTE: Using DEFAULT platform-agnostic DMEM.\" neorv32_dmem.default.vhd(72) " "VHDL Assertion Statement at neorv32_dmem.default.vhd(72): assertion is false - report \"NEORV32 PROCESSOR CONFIG NOTE: Using DEFAULT platform-agnostic DMEM.\" (NOTE)" { } { { "../neorv32/rtl/core/mem/neorv32_dmem.default.vhd" "" { Text "/home/stepan/Travail/SETI/Projet/neorv32/rtl/core/mem/neorv32_dmem.default.vhd" 72 0 0 } } } 0 10544 "VHDL Assertion Statement at %2!s!: assertion is false - report %1!s! (NOTE)" 0 0 "Analysis & Synthesis" 0 -1 1678183042321 "|neorv32_test_setup_bootloader|neorv32_top:neorv32_top_inst|neorv32_dmem:\neorv32_int_dmem_inst_true:neorv32_int_dmem_inst"}
+{ "Info" "IVRFX_VHDL_ASSERT_ALWAYS_OCCURS_INFO" "\"NEORV32 PROCESSOR CONFIG NOTE: Implementing processor-internal DMEM (RAM, 8192 bytes).\" neorv32_dmem.default.vhd(75) " "VHDL Assertion Statement at neorv32_dmem.default.vhd(75): assertion is false - report \"NEORV32 PROCESSOR CONFIG NOTE: Implementing processor-internal DMEM (RAM, 8192 bytes).\" (NOTE)" { } { { "../neorv32/rtl/core/mem/neorv32_dmem.default.vhd" "" { Text "/home/stepan/Travail/SETI/Projet/neorv32/rtl/core/mem/neorv32_dmem.default.vhd" 75 0 0 } } } 0 10544 "VHDL Assertion Statement at %2!s!: assertion is false - report %1!s! (NOTE)" 0 0 "Analysis & Synthesis" 0 -1 1678183042321 "|neorv32_test_setup_bootloader|neorv32_top:neorv32_top_inst|neorv32_dmem:\neorv32_int_dmem_inst_true:neorv32_int_dmem_inst"}
+{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "neorv32_boot_rom neorv32_top:neorv32_top_inst\|neorv32_boot_rom:\\neorv32_boot_rom_inst_true:neorv32_boot_rom_inst " "Elaborating entity \"neorv32_boot_rom\" for hierarchy \"neorv32_top:neorv32_top_inst\|neorv32_boot_rom:\\neorv32_boot_rom_inst_true:neorv32_boot_rom_inst\"" { } { { "../neorv32/rtl/core/neorv32_top.vhd" "\\neorv32_boot_rom_inst_true:neorv32_boot_rom_inst" { Text "/home/stepan/Travail/SETI/Projet/neorv32/rtl/core/neorv32_top.vhd" 841 0 0 } } } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1678183042321 ""}
+{ "Info" "IVRFX_VHDL_ASSERT_ALWAYS_OCCURS_INFO" "\"NEORV32 PROCESSOR CONFIG NOTE: Implementing internal bootloader ROM (4096 bytes).\" neorv32_boot_rom.vhd(81) " "VHDL Assertion Statement at neorv32_boot_rom.vhd(81): assertion is false - report \"NEORV32 PROCESSOR CONFIG NOTE: Implementing internal bootloader ROM (4096 bytes).\" (NOTE)" { } { { "../neorv32/rtl/core/neorv32_boot_rom.vhd" "" { Text "/home/stepan/Travail/SETI/Projet/neorv32/rtl/core/neorv32_boot_rom.vhd" 81 0 0 } } } 0 10544 "VHDL Assertion Statement at %2!s!: assertion is false - report %1!s! (NOTE)" 0 0 "Analysis & Synthesis" 0 -1 1678183042326 "|neorv32_test_setup_bootloader|neorv32_top:neorv32_top_inst|neorv32_boot_rom:\neorv32_boot_rom_inst_true:neorv32_boot_rom_inst"}
+{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "neorv32_gpio neorv32_top:neorv32_top_inst\|neorv32_gpio:\\neorv32_gpio_inst_true:neorv32_gpio_inst " "Elaborating entity \"neorv32_gpio\" for hierarchy \"neorv32_top:neorv32_top_inst\|neorv32_gpio:\\neorv32_gpio_inst_true:neorv32_gpio_inst\"" { } { { "../neorv32/rtl/core/neorv32_top.vhd" "\\neorv32_gpio_inst_true:neorv32_gpio_inst" { Text "/home/stepan/Travail/SETI/Projet/neorv32/rtl/core/neorv32_top.vhd" 1082 0 0 } } } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1678183042327 ""}
+{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "neorv32_mtime neorv32_top:neorv32_top_inst\|neorv32_mtime:\\neorv32_mtime_inst_true:neorv32_mtime_inst " "Elaborating entity \"neorv32_mtime\" for hierarchy \"neorv32_top:neorv32_top_inst\|neorv32_mtime:\\neorv32_mtime_inst_true:neorv32_mtime_inst\"" { } { { "../neorv32/rtl/core/neorv32_top.vhd" "\\neorv32_mtime_inst_true:neorv32_mtime_inst" { Text "/home/stepan/Travail/SETI/Projet/neorv32/rtl/core/neorv32_top.vhd" 1154 0 0 } } } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1678183042328 ""}
+{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "neorv32_uart neorv32_top:neorv32_top_inst\|neorv32_uart:\\neorv32_uart0_inst_true:neorv32_uart0_inst " "Elaborating entity \"neorv32_uart\" for hierarchy \"neorv32_top:neorv32_top_inst\|neorv32_uart:\\neorv32_uart0_inst_true:neorv32_uart0_inst\"" { } { { "../neorv32/rtl/core/neorv32_top.vhd" "\\neorv32_uart0_inst_true:neorv32_uart0_inst" { Text "/home/stepan/Travail/SETI/Projet/neorv32/rtl/core/neorv32_top.vhd" 1183 0 0 } } } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1678183042330 ""}
+{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "neorv32_fifo neorv32_top:neorv32_top_inst\|neorv32_uart:\\neorv32_uart0_inst_true:neorv32_uart0_inst\|neorv32_fifo:tx_engine_fifo_inst " "Elaborating entity \"neorv32_fifo\" for hierarchy \"neorv32_top:neorv32_top_inst\|neorv32_uart:\\neorv32_uart0_inst_true:neorv32_uart0_inst\|neorv32_fifo:tx_engine_fifo_inst\"" { } { { "../neorv32/rtl/core/neorv32_uart.vhd" "tx_engine_fifo_inst" { Text "/home/stepan/Travail/SETI/Projet/neorv32/rtl/core/neorv32_uart.vhd" 334 0 0 } } } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1678183042331 ""}
+{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "neorv32_fifo neorv32_top:neorv32_top_inst\|neorv32_uart:\\neorv32_uart0_inst_true:neorv32_uart0_inst\|neorv32_fifo:rx_engine_fifo_inst " "Elaborating entity \"neorv32_fifo\" for hierarchy \"neorv32_top:neorv32_top_inst\|neorv32_uart:\\neorv32_uart0_inst_true:neorv32_uart0_inst\|neorv32_fifo:rx_engine_fifo_inst\"" { } { { "../neorv32/rtl/core/neorv32_uart.vhd" "rx_engine_fifo_inst" { Text "/home/stepan/Travail/SETI/Projet/neorv32/rtl/core/neorv32_uart.vhd" 510 0 0 } } } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1678183042333 ""}
+{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "neorv32_sysinfo neorv32_top:neorv32_top_inst\|neorv32_sysinfo:neorv32_sysinfo_inst " "Elaborating entity \"neorv32_sysinfo\" for hierarchy \"neorv32_top:neorv32_top_inst\|neorv32_sysinfo:neorv32_sysinfo_inst\"" { } { { "../neorv32/rtl/core/neorv32_top.vhd" "neorv32_sysinfo_inst" { Text "/home/stepan/Travail/SETI/Projet/neorv32/rtl/core/neorv32_top.vhd" 1580 0 0 } } } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1678183042334 ""}
+{ "Info" "IOPT_INFERENCING_SUMMARY" "9 " "Inferred 9 megafunctions from design logic" { { "Info" "IINFER_ALTSYNCRAM_INFERRED" "neorv32_top:neorv32_top_inst\|neorv32_dmem:\\neorv32_int_dmem_inst_true:neorv32_int_dmem_inst\|mem_ram_b0_rtl_0 " "Inferred altsyncram megafunction from the following design logic: \"neorv32_top:neorv32_top_inst\|neorv32_dmem:\\neorv32_int_dmem_inst_true:neorv32_int_dmem_inst\|mem_ram_b0_rtl_0\" " { { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "OPERATION_MODE DUAL_PORT " "Parameter OPERATION_MODE set to DUAL_PORT" { } { } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1678183044605 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTH_A 8 " "Parameter WIDTH_A set to 8" { } { } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1678183044605 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTHAD_A 11 " "Parameter WIDTHAD_A set to 11" { } { } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1678183044605 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "NUMWORDS_A 2048 " "Parameter NUMWORDS_A set to 2048" { } { } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1678183044605 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTH_B 8 " "Parameter WIDTH_B set to 8" { } { } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1678183044605 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTHAD_B 11 " "Parameter WIDTHAD_B set to 11" { } { } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1678183044605 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "NUMWORDS_B 2048 " "Parameter NUMWORDS_B set to 2048" { } { } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1678183044605 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "ADDRESS_ACLR_A NONE " "Parameter ADDRESS_ACLR_A set to NONE" { } { } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1678183044605 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "OUTDATA_REG_B UNREGISTERED " "Parameter OUTDATA_REG_B set to UNREGISTERED" { } { } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1678183044605 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "ADDRESS_ACLR_B NONE " "Parameter ADDRESS_ACLR_B set to NONE" { } { } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1678183044605 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "OUTDATA_ACLR_B NONE " "Parameter OUTDATA_ACLR_B set to NONE" { } { } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1678183044605 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "ADDRESS_REG_B CLOCK0 " "Parameter ADDRESS_REG_B set to CLOCK0" { } { } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1678183044605 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "INDATA_ACLR_A NONE " "Parameter INDATA_ACLR_A set to NONE" { } { } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1678183044605 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WRCONTROL_ACLR_A NONE " "Parameter WRCONTROL_ACLR_A set to NONE" { } { } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1678183044605 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "READ_DURING_WRITE_MODE_MIXED_PORTS OLD_DATA " "Parameter READ_DURING_WRITE_MODE_MIXED_PORTS set to OLD_DATA" { } { } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1678183044605 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "RDCONTROL_REG_B CLOCK0 " "Parameter RDCONTROL_REG_B set to CLOCK0" { } { } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1678183044605 ""} } { } 0 276029 "Inferred altsyncram megafunction from the following design logic: \"%1!s!\" " 0 0 "Design Software" 0 -1 1678183044605 ""} { "Info" "IINFER_ALTSYNCRAM_INFERRED" "neorv32_top:neorv32_top_inst\|neorv32_dmem:\\neorv32_int_dmem_inst_true:neorv32_int_dmem_inst\|mem_ram_b1_rtl_0 " "Inferred altsyncram megafunction from the following design logic: \"neorv32_top:neorv32_top_inst\|neorv32_dmem:\\neorv32_int_dmem_inst_true:neorv32_int_dmem_inst\|mem_ram_b1_rtl_0\" " { { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "OPERATION_MODE DUAL_PORT " "Parameter OPERATION_MODE set to DUAL_PORT" { } { } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1678183044605 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTH_A 8 " "Parameter WIDTH_A set to 8" { } { } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1678183044605 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTHAD_A 11 " "Parameter WIDTHAD_A set to 11" { } { } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1678183044605 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "NUMWORDS_A 2048 " "Parameter NUMWORDS_A set to 2048" { } { } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1678183044605 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTH_B 8 " "Parameter WIDTH_B set to 8" { } { } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1678183044605 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTHAD_B 11 " "Parameter WIDTHAD_B set to 11" { } { } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1678183044605 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "NUMWORDS_B 2048 " "Parameter NUMWORDS_B set to 2048" { } { } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1678183044605 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "ADDRESS_ACLR_A NONE " "Parameter ADDRESS_ACLR_A set to NONE" { } { } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1678183044605 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "OUTDATA_REG_B UNREGISTERED " "Parameter OUTDATA_REG_B set to UNREGISTERED" { } { } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1678183044605 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "ADDRESS_ACLR_B NONE " "Parameter ADDRESS_ACLR_B set to NONE" { } { } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1678183044605 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "OUTDATA_ACLR_B NONE " "Parameter OUTDATA_ACLR_B set to NONE" { } { } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1678183044605 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "ADDRESS_REG_B CLOCK0 " "Parameter ADDRESS_REG_B set to CLOCK0" { } { } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1678183044605 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "INDATA_ACLR_A NONE " "Parameter INDATA_ACLR_A set to NONE" { } { } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1678183044605 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WRCONTROL_ACLR_A NONE " "Parameter WRCONTROL_ACLR_A set to NONE" { } { } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1678183044605 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "READ_DURING_WRITE_MODE_MIXED_PORTS OLD_DATA " "Parameter READ_DURING_WRITE_MODE_MIXED_PORTS set to OLD_DATA" { } { } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1678183044605 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "RDCONTROL_REG_B CLOCK0 " "Parameter RDCONTROL_REG_B set to CLOCK0" { } { } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1678183044605 ""} } { } 0 276029 "Inferred altsyncram megafunction from the following design logic: \"%1!s!\" " 0 0 "Design Software" 0 -1 1678183044605 ""} { "Info" "IINFER_ALTSYNCRAM_INFERRED" "neorv32_top:neorv32_top_inst\|neorv32_dmem:\\neorv32_int_dmem_inst_true:neorv32_int_dmem_inst\|mem_ram_b2_rtl_0 " "Inferred altsyncram megafunction from the following design logic: \"neorv32_top:neorv32_top_inst\|neorv32_dmem:\\neorv32_int_dmem_inst_true:neorv32_int_dmem_inst\|mem_ram_b2_rtl_0\" " { { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "OPERATION_MODE DUAL_PORT " "Parameter OPERATION_MODE set to DUAL_PORT" { } { } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1678183044605 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTH_A 8 " "Parameter WIDTH_A set to 8" { } { } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1678183044605 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTHAD_A 11 " "Parameter WIDTHAD_A set to 11" { } { } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1678183044605 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "NUMWORDS_A 2048 " "Parameter NUMWORDS_A set to 2048" { } { } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1678183044605 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTH_B 8 " "Parameter WIDTH_B set to 8" { } { } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1678183044605 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTHAD_B 11 " "Parameter WIDTHAD_B set to 11" { } { } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1678183044605 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "NUMWORDS_B 2048 " "Parameter NUMWORDS_B set to 2048" { } { } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1678183044605 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "ADDRESS_ACLR_A NONE " "Parameter ADDRESS_ACLR_A set to NONE" { } { } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1678183044605 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "OUTDATA_REG_B UNREGISTERED " "Parameter OUTDATA_REG_B set to UNREGISTERED" { } { } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1678183044605 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "ADDRESS_ACLR_B NONE " "Parameter ADDRESS_ACLR_B set to NONE" { } { } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1678183044605 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "OUTDATA_ACLR_B NONE " "Parameter OUTDATA_ACLR_B set to NONE" { } { } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1678183044605 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "ADDRESS_REG_B CLOCK0 " "Parameter ADDRESS_REG_B set to CLOCK0" { } { } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1678183044605 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "INDATA_ACLR_A NONE " "Parameter INDATA_ACLR_A set to NONE" { } { } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1678183044605 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WRCONTROL_ACLR_A NONE " "Parameter WRCONTROL_ACLR_A set to NONE" { } { } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1678183044605 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "READ_DURING_WRITE_MODE_MIXED_PORTS OLD_DATA " "Parameter READ_DURING_WRITE_MODE_MIXED_PORTS set to OLD_DATA" { } { } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1678183044605 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "RDCONTROL_REG_B CLOCK0 " "Parameter RDCONTROL_REG_B set to CLOCK0" { } { } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1678183044605 ""} } { } 0 276029 "Inferred altsyncram megafunction from the following design logic: \"%1!s!\" " 0 0 "Design Software" 0 -1 1678183044605 ""} { "Info" "IINFER_ALTSYNCRAM_INFERRED" "neorv32_top:neorv32_top_inst\|neorv32_dmem:\\neorv32_int_dmem_inst_true:neorv32_int_dmem_inst\|mem_ram_b3_rtl_0 " "Inferred altsyncram megafunction from the following design logic: \"neorv32_top:neorv32_top_inst\|neorv32_dmem:\\neorv32_int_dmem_inst_true:neorv32_int_dmem_inst\|mem_ram_b3_rtl_0\" " { { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "OPERATION_MODE DUAL_PORT " "Parameter OPERATION_MODE set to DUAL_PORT" { } { } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1678183044605 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTH_A 8 " "Parameter WIDTH_A set to 8" { } { } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1678183044605 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTHAD_A 11 " "Parameter WIDTHAD_A set to 11" { } { } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1678183044605 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "NUMWORDS_A 2048 " "Parameter NUMWORDS_A set to 2048" { } { } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1678183044605 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTH_B 8 " "Parameter WIDTH_B set to 8" { } { } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1678183044605 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTHAD_B 11 " "Parameter WIDTHAD_B set to 11" { } { } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1678183044605 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "NUMWORDS_B 2048 " "Parameter NUMWORDS_B set to 2048" { } { } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1678183044605 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "ADDRESS_ACLR_A NONE " "Parameter ADDRESS_ACLR_A set to NONE" { } { } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1678183044605 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "OUTDATA_REG_B UNREGISTERED " "Parameter OUTDATA_REG_B set to UNREGISTERED" { } { } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1678183044605 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "ADDRESS_ACLR_B NONE " "Parameter ADDRESS_ACLR_B set to NONE" { } { } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1678183044605 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "OUTDATA_ACLR_B NONE " "Parameter OUTDATA_ACLR_B set to NONE" { } { } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1678183044605 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "ADDRESS_REG_B CLOCK0 " "Parameter ADDRESS_REG_B set to CLOCK0" { } { } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1678183044605 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "INDATA_ACLR_A NONE " "Parameter INDATA_ACLR_A set to NONE" { } { } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1678183044605 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WRCONTROL_ACLR_A NONE " "Parameter WRCONTROL_ACLR_A set to NONE" { } { } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1678183044605 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "READ_DURING_WRITE_MODE_MIXED_PORTS OLD_DATA " "Parameter READ_DURING_WRITE_MODE_MIXED_PORTS set to OLD_DATA" { } { } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1678183044605 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "RDCONTROL_REG_B CLOCK0 " "Parameter RDCONTROL_REG_B set to CLOCK0" { } { } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1678183044605 ""} } { } 0 276029 "Inferred altsyncram megafunction from the following design logic: \"%1!s!\" " 0 0 "Design Software" 0 -1 1678183044605 ""} { "Info" "IINFER_ALTSYNCRAM_INFERRED" "neorv32_top:neorv32_top_inst\|neorv32_imem:\\neorv32_int_imem_inst_true:neorv32_int_imem_inst\|mem_ram_b0_rtl_0 " "Inferred altsyncram megafunction from the following design logic: \"neorv32_top:neorv32_top_inst\|neorv32_imem:\\neorv32_int_imem_inst_true:neorv32_int_imem_inst\|mem_ram_b0_rtl_0\" " { { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "OPERATION_MODE DUAL_PORT " "Parameter OPERATION_MODE set to DUAL_PORT" { } { } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1678183044605 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTH_A 8 " "Parameter WIDTH_A set to 8" { } { } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1678183044605 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTHAD_A 12 " "Parameter WIDTHAD_A set to 12" { } { } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1678183044605 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "NUMWORDS_A 4096 " "Parameter NUMWORDS_A set to 4096" { } { } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1678183044605 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTH_B 8 " "Parameter WIDTH_B set to 8" { } { } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1678183044605 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTHAD_B 12 " "Parameter WIDTHAD_B set to 12" { } { } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1678183044605 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "NUMWORDS_B 4096 " "Parameter NUMWORDS_B set to 4096" { } { } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1678183044605 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "ADDRESS_ACLR_A NONE " "Parameter ADDRESS_ACLR_A set to NONE" { } { } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1678183044605 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "OUTDATA_REG_B UNREGISTERED " "Parameter OUTDATA_REG_B set to UNREGISTERED" { } { } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1678183044605 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "ADDRESS_ACLR_B NONE " "Parameter ADDRESS_ACLR_B set to NONE" { } { } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1678183044605 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "OUTDATA_ACLR_B NONE " "Parameter OUTDATA_ACLR_B set to NONE" { } { } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1678183044605 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "ADDRESS_REG_B CLOCK0 " "Parameter ADDRESS_REG_B set to CLOCK0" { } { } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1678183044605 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "INDATA_ACLR_A NONE " "Parameter INDATA_ACLR_A set to NONE" { } { } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1678183044605 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WRCONTROL_ACLR_A NONE " "Parameter WRCONTROL_ACLR_A set to NONE" { } { } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1678183044605 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "READ_DURING_WRITE_MODE_MIXED_PORTS OLD_DATA " "Parameter READ_DURING_WRITE_MODE_MIXED_PORTS set to OLD_DATA" { } { } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1678183044605 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "RDCONTROL_REG_B CLOCK0 " "Parameter RDCONTROL_REG_B set to CLOCK0" { } { } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1678183044605 ""} } { } 0 276029 "Inferred altsyncram megafunction from the following design logic: \"%1!s!\" " 0 0 "Design Software" 0 -1 1678183044605 ""} { "Info" "IINFER_ALTSYNCRAM_INFERRED" "neorv32_top:neorv32_top_inst\|neorv32_imem:\\neorv32_int_imem_inst_true:neorv32_int_imem_inst\|mem_ram_b1_rtl_0 " "Inferred altsyncram megafunction from the following design logic: \"neorv32_top:neorv32_top_inst\|neorv32_imem:\\neorv32_int_imem_inst_true:neorv32_int_imem_inst\|mem_ram_b1_rtl_0\" " { { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "OPERATION_MODE DUAL_PORT " "Parameter OPERATION_MODE set to DUAL_PORT" { } { } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1678183044605 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTH_A 8 " "Parameter WIDTH_A set to 8" { } { } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1678183044605 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTHAD_A 12 " "Parameter WIDTHAD_A set to 12" { } { } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1678183044605 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "NUMWORDS_A 4096 " "Parameter NUMWORDS_A set to 4096" { } { } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1678183044605 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTH_B 8 " "Parameter WIDTH_B set to 8" { } { } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1678183044605 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTHAD_B 12 " "Parameter WIDTHAD_B set to 12" { } { } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1678183044605 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "NUMWORDS_B 4096 " "Parameter NUMWORDS_B set to 4096" { } { } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1678183044605 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "ADDRESS_ACLR_A NONE " "Parameter ADDRESS_ACLR_A set to NONE" { } { } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1678183044605 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "OUTDATA_REG_B UNREGISTERED " "Parameter OUTDATA_REG_B set to UNREGISTERED" { } { } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1678183044605 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "ADDRESS_ACLR_B NONE " "Parameter ADDRESS_ACLR_B set to NONE" { } { } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1678183044605 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "OUTDATA_ACLR_B NONE " "Parameter OUTDATA_ACLR_B set to NONE" { } { } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1678183044605 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "ADDRESS_REG_B CLOCK0 " "Parameter ADDRESS_REG_B set to CLOCK0" { } { } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1678183044605 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "INDATA_ACLR_A NONE " "Parameter INDATA_ACLR_A set to NONE" { } { } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1678183044605 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WRCONTROL_ACLR_A NONE " "Parameter WRCONTROL_ACLR_A set to NONE" { } { } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1678183044605 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "READ_DURING_WRITE_MODE_MIXED_PORTS OLD_DATA " "Parameter READ_DURING_WRITE_MODE_MIXED_PORTS set to OLD_DATA" { } { } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1678183044605 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "RDCONTROL_REG_B CLOCK0 " "Parameter RDCONTROL_REG_B set to CLOCK0" { } { } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1678183044605 ""} } { } 0 276029 "Inferred altsyncram megafunction from the following design logic: \"%1!s!\" " 0 0 "Design Software" 0 -1 1678183044605 ""} { "Info" "IINFER_ALTSYNCRAM_INFERRED" "neorv32_top:neorv32_top_inst\|neorv32_imem:\\neorv32_int_imem_inst_true:neorv32_int_imem_inst\|mem_ram_b2_rtl_0 " "Inferred altsyncram megafunction from the following design logic: \"neorv32_top:neorv32_top_inst\|neorv32_imem:\\neorv32_int_imem_inst_true:neorv32_int_imem_inst\|mem_ram_b2_rtl_0\" " { { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "OPERATION_MODE DUAL_PORT " "Parameter OPERATION_MODE set to DUAL_PORT" { } { } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1678183044605 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTH_A 8 " "Parameter WIDTH_A set to 8" { } { } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1678183044605 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTHAD_A 12 " "Parameter WIDTHAD_A set to 12" { } { } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1678183044605 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "NUMWORDS_A 4096 " "Parameter NUMWORDS_A set to 4096" { } { } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1678183044605 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTH_B 8 " "Parameter WIDTH_B set to 8" { } { } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1678183044605 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTHAD_B 12 " "Parameter WIDTHAD_B set to 12" { } { } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1678183044605 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "NUMWORDS_B 4096 " "Parameter NUMWORDS_B set to 4096" { } { } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1678183044605 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "ADDRESS_ACLR_A NONE " "Parameter ADDRESS_ACLR_A set to NONE" { } { } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1678183044605 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "OUTDATA_REG_B UNREGISTERED " "Parameter OUTDATA_REG_B set to UNREGISTERED" { } { } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1678183044605 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "ADDRESS_ACLR_B NONE " "Parameter ADDRESS_ACLR_B set to NONE" { } { } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1678183044605 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "OUTDATA_ACLR_B NONE " "Parameter OUTDATA_ACLR_B set to NONE" { } { } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1678183044605 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "ADDRESS_REG_B CLOCK0 " "Parameter ADDRESS_REG_B set to CLOCK0" { } { } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1678183044605 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "INDATA_ACLR_A NONE " "Parameter INDATA_ACLR_A set to NONE" { } { } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1678183044605 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WRCONTROL_ACLR_A NONE " "Parameter WRCONTROL_ACLR_A set to NONE" { } { } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1678183044605 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "READ_DURING_WRITE_MODE_MIXED_PORTS OLD_DATA " "Parameter READ_DURING_WRITE_MODE_MIXED_PORTS set to OLD_DATA" { } { } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1678183044605 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "RDCONTROL_REG_B CLOCK0 " "Parameter RDCONTROL_REG_B set to CLOCK0" { } { } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1678183044605 ""} } { } 0 276029 "Inferred altsyncram megafunction from the following design logic: \"%1!s!\" " 0 0 "Design Software" 0 -1 1678183044605 ""} { "Info" "IINFER_ALTSYNCRAM_INFERRED" "neorv32_top:neorv32_top_inst\|neorv32_imem:\\neorv32_int_imem_inst_true:neorv32_int_imem_inst\|mem_ram_b3_rtl_0 " "Inferred altsyncram megafunction from the following design logic: \"neorv32_top:neorv32_top_inst\|neorv32_imem:\\neorv32_int_imem_inst_true:neorv32_int_imem_inst\|mem_ram_b3_rtl_0\" " { { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "OPERATION_MODE DUAL_PORT " "Parameter OPERATION_MODE set to DUAL_PORT" { } { } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1678183044605 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTH_A 8 " "Parameter WIDTH_A set to 8" { } { } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1678183044605 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTHAD_A 12 " "Parameter WIDTHAD_A set to 12" { } { } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1678183044605 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "NUMWORDS_A 4096 " "Parameter NUMWORDS_A set to 4096" { } { } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1678183044605 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTH_B 8 " "Parameter WIDTH_B set to 8" { } { } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1678183044605 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTHAD_B 12 " "Parameter WIDTHAD_B set to 12" { } { } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1678183044605 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "NUMWORDS_B 4096 " "Parameter NUMWORDS_B set to 4096" { } { } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1678183044605 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "ADDRESS_ACLR_A NONE " "Parameter ADDRESS_ACLR_A set to NONE" { } { } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1678183044605 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "OUTDATA_REG_B UNREGISTERED " "Parameter OUTDATA_REG_B set to UNREGISTERED" { } { } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1678183044605 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "ADDRESS_ACLR_B NONE " "Parameter ADDRESS_ACLR_B set to NONE" { } { } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1678183044605 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "OUTDATA_ACLR_B NONE " "Parameter OUTDATA_ACLR_B set to NONE" { } { } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1678183044605 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "ADDRESS_REG_B CLOCK0 " "Parameter ADDRESS_REG_B set to CLOCK0" { } { } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1678183044605 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "INDATA_ACLR_A NONE " "Parameter INDATA_ACLR_A set to NONE" { } { } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1678183044605 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WRCONTROL_ACLR_A NONE " "Parameter WRCONTROL_ACLR_A set to NONE" { } { } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1678183044605 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "READ_DURING_WRITE_MODE_MIXED_PORTS OLD_DATA " "Parameter READ_DURING_WRITE_MODE_MIXED_PORTS set to OLD_DATA" { } { } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1678183044605 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "RDCONTROL_REG_B CLOCK0 " "Parameter RDCONTROL_REG_B set to CLOCK0" { } { } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1678183044605 ""} } { } 0 276029 "Inferred altsyncram megafunction from the following design logic: \"%1!s!\" " 0 0 "Design Software" 0 -1 1678183044605 ""} { "Info" "IINFER_ALTSYNCRAM_ROM_INFERRED" "neorv32_top:neorv32_top_inst\|neorv32_boot_rom:\\neorv32_boot_rom_inst_true:neorv32_boot_rom_inst\|Mux26_rtl_0 " "Inferred altsyncram megafunction from the following design logic: \"neorv32_top:neorv32_top_inst\|neorv32_boot_rom:\\neorv32_boot_rom_inst_true:neorv32_boot_rom_inst\|Mux26_rtl_0\"" { { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "OPERATION_MODE ROM " "Parameter OPERATION_MODE set to ROM" { } { } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1678183044605 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTH_A 32 " "Parameter WIDTH_A set to 32" { } { } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1678183044605 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTHAD_A 10 " "Parameter WIDTHAD_A set to 10" { } { } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1678183044605 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "NUMWORDS_A 1024 " "Parameter NUMWORDS_A set to 1024" { } { } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1678183044605 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "OUTDATA_REG_A UNREGISTERED " "Parameter OUTDATA_REG_A set to UNREGISTERED" { } { } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1678183044605 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "RAM_BLOCK_TYPE AUTO " "Parameter RAM_BLOCK_TYPE set to AUTO" { } { } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1678183044605 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "INIT_FILE bootloarder_1.neorv32_test_setup_bootloader0.rtl.mif " "Parameter INIT_FILE set to bootloarder_1.neorv32_test_setup_bootloader0.rtl.mif" { } { } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1678183044605 ""} } { } 0 276031 "Inferred altsyncram megafunction from the following design logic: \"%1!s!\"" 0 0 "Design Software" 0 -1 1678183044605 ""} } { } 0 19000 "Inferred %1!d! megafunctions from design logic" 0 0 "Analysis & Synthesis" 0 -1 1678183044605 ""}
+{ "Info" "ISGN_ELABORATION_HEADER" "neorv32_top:neorv32_top_inst\|neorv32_dmem:\\neorv32_int_dmem_inst_true:neorv32_int_dmem_inst\|altsyncram:mem_ram_b0_rtl_0 " "Elaborated megafunction instantiation \"neorv32_top:neorv32_top_inst\|neorv32_dmem:\\neorv32_int_dmem_inst_true:neorv32_int_dmem_inst\|altsyncram:mem_ram_b0_rtl_0\"" { } { } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1678183044622 ""}
+{ "Info" "ISGN_MEGAFN_PARAM_TOP" "neorv32_top:neorv32_top_inst\|neorv32_dmem:\\neorv32_int_dmem_inst_true:neorv32_int_dmem_inst\|altsyncram:mem_ram_b0_rtl_0 " "Instantiated megafunction \"neorv32_top:neorv32_top_inst\|neorv32_dmem:\\neorv32_int_dmem_inst_true:neorv32_int_dmem_inst\|altsyncram:mem_ram_b0_rtl_0\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "OPERATION_MODE DUAL_PORT " "Parameter \"OPERATION_MODE\" = \"DUAL_PORT\"" { } { } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1678183044622 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "WIDTH_A 8 " "Parameter \"WIDTH_A\" = \"8\"" { } { } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1678183044622 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "WIDTHAD_A 11 " "Parameter \"WIDTHAD_A\" = \"11\"" { } { } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1678183044622 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "NUMWORDS_A 2048 " "Parameter \"NUMWORDS_A\" = \"2048\"" { } { } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1678183044622 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "WIDTH_B 8 " "Parameter \"WIDTH_B\" = \"8\"" { } { } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1678183044622 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "WIDTHAD_B 11 " "Parameter \"WIDTHAD_B\" = \"11\"" { } { } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1678183044622 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "NUMWORDS_B 2048 " "Parameter \"NUMWORDS_B\" = \"2048\"" { } { } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1678183044622 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "ADDRESS_ACLR_A NONE " "Parameter \"ADDRESS_ACLR_A\" = \"NONE\"" { } { } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1678183044622 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "OUTDATA_REG_B UNREGISTERED " "Parameter \"OUTDATA_REG_B\" = \"UNREGISTERED\"" { } { } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1678183044622 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "ADDRESS_ACLR_B NONE " "Parameter \"ADDRESS_ACLR_B\" = \"NONE\"" { } { } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1678183044622 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "OUTDATA_ACLR_B NONE " "Parameter \"OUTDATA_ACLR_B\" = \"NONE\"" { } { } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1678183044622 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "ADDRESS_REG_B CLOCK0 " "Parameter \"ADDRESS_REG_B\" = \"CLOCK0\"" { } { } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1678183044622 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "INDATA_ACLR_A NONE " "Parameter \"INDATA_ACLR_A\" = \"NONE\"" { } { } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1678183044622 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "WRCONTROL_ACLR_A NONE " "Parameter \"WRCONTROL_ACLR_A\" = \"NONE\"" { } { } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1678183044622 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "READ_DURING_WRITE_MODE_MIXED_PORTS OLD_DATA " "Parameter \"READ_DURING_WRITE_MODE_MIXED_PORTS\" = \"OLD_DATA\"" { } { } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1678183044622 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "RDCONTROL_REG_B CLOCK0 " "Parameter \"RDCONTROL_REG_B\" = \"CLOCK0\"" { } { } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1678183044622 ""} } { } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1678183044622 ""}
+{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altsyncram_c6q1.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/altsyncram_c6q1.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altsyncram_c6q1 " "Found entity 1: altsyncram_c6q1" { } { { "db/altsyncram_c6q1.tdf" "" { Text "/home/stepan/Travail/SETI/Projet/proj_quartus/db/altsyncram_c6q1.tdf" 28 1 0 } } } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1678183044650 ""} } { } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1678183044650 ""}
+{ "Info" "ISGN_ELABORATION_HEADER" "neorv32_top:neorv32_top_inst\|neorv32_imem:\\neorv32_int_imem_inst_true:neorv32_int_imem_inst\|altsyncram:mem_ram_b0_rtl_0 " "Elaborated megafunction instantiation \"neorv32_top:neorv32_top_inst\|neorv32_imem:\\neorv32_int_imem_inst_true:neorv32_int_imem_inst\|altsyncram:mem_ram_b0_rtl_0\"" { } { } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1678183044665 ""}
+{ "Info" "ISGN_MEGAFN_PARAM_TOP" "neorv32_top:neorv32_top_inst\|neorv32_imem:\\neorv32_int_imem_inst_true:neorv32_int_imem_inst\|altsyncram:mem_ram_b0_rtl_0 " "Instantiated megafunction \"neorv32_top:neorv32_top_inst\|neorv32_imem:\\neorv32_int_imem_inst_true:neorv32_int_imem_inst\|altsyncram:mem_ram_b0_rtl_0\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "OPERATION_MODE DUAL_PORT " "Parameter \"OPERATION_MODE\" = \"DUAL_PORT\"" { } { } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1678183044665 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "WIDTH_A 8 " "Parameter \"WIDTH_A\" = \"8\"" { } { } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1678183044665 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "WIDTHAD_A 12 " "Parameter \"WIDTHAD_A\" = \"12\"" { } { } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1678183044665 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "NUMWORDS_A 4096 " "Parameter \"NUMWORDS_A\" = \"4096\"" { } { } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1678183044665 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "WIDTH_B 8 " "Parameter \"WIDTH_B\" = \"8\"" { } { } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1678183044665 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "WIDTHAD_B 12 " "Parameter \"WIDTHAD_B\" = \"12\"" { } { } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1678183044665 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "NUMWORDS_B 4096 " "Parameter \"NUMWORDS_B\" = \"4096\"" { } { } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1678183044665 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "ADDRESS_ACLR_A NONE " "Parameter \"ADDRESS_ACLR_A\" = \"NONE\"" { } { } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1678183044665 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "OUTDATA_REG_B UNREGISTERED " "Parameter \"OUTDATA_REG_B\" = \"UNREGISTERED\"" { } { } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1678183044665 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "ADDRESS_ACLR_B NONE " "Parameter \"ADDRESS_ACLR_B\" = \"NONE\"" { } { } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1678183044665 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "OUTDATA_ACLR_B NONE " "Parameter \"OUTDATA_ACLR_B\" = \"NONE\"" { } { } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1678183044665 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "ADDRESS_REG_B CLOCK0 " "Parameter \"ADDRESS_REG_B\" = \"CLOCK0\"" { } { } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1678183044665 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "INDATA_ACLR_A NONE " "Parameter \"INDATA_ACLR_A\" = \"NONE\"" { } { } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1678183044665 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "WRCONTROL_ACLR_A NONE " "Parameter \"WRCONTROL_ACLR_A\" = \"NONE\"" { } { } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1678183044665 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "READ_DURING_WRITE_MODE_MIXED_PORTS OLD_DATA " "Parameter \"READ_DURING_WRITE_MODE_MIXED_PORTS\" = \"OLD_DATA\"" { } { } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1678183044665 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "RDCONTROL_REG_B CLOCK0 " "Parameter \"RDCONTROL_REG_B\" = \"CLOCK0\"" { } { } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1678183044665 ""} } { } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1678183044665 ""}
+{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altsyncram_o6q1.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/altsyncram_o6q1.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altsyncram_o6q1 " "Found entity 1: altsyncram_o6q1" { } { { "db/altsyncram_o6q1.tdf" "" { Text "/home/stepan/Travail/SETI/Projet/proj_quartus/db/altsyncram_o6q1.tdf" 28 1 0 } } } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1678183044693 ""} } { } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1678183044693 ""}
+{ "Info" "ISGN_ELABORATION_HEADER" "neorv32_top:neorv32_top_inst\|neorv32_boot_rom:\\neorv32_boot_rom_inst_true:neorv32_boot_rom_inst\|altsyncram:Mux26_rtl_0 " "Elaborated megafunction instantiation \"neorv32_top:neorv32_top_inst\|neorv32_boot_rom:\\neorv32_boot_rom_inst_true:neorv32_boot_rom_inst\|altsyncram:Mux26_rtl_0\"" { } { } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1678183044708 ""}
+{ "Info" "ISGN_MEGAFN_PARAM_TOP" "neorv32_top:neorv32_top_inst\|neorv32_boot_rom:\\neorv32_boot_rom_inst_true:neorv32_boot_rom_inst\|altsyncram:Mux26_rtl_0 " "Instantiated megafunction \"neorv32_top:neorv32_top_inst\|neorv32_boot_rom:\\neorv32_boot_rom_inst_true:neorv32_boot_rom_inst\|altsyncram:Mux26_rtl_0\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "OPERATION_MODE ROM " "Parameter \"OPERATION_MODE\" = \"ROM\"" { } { } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1678183044708 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "WIDTH_A 32 " "Parameter \"WIDTH_A\" = \"32\"" { } { } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1678183044708 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "WIDTHAD_A 10 " "Parameter \"WIDTHAD_A\" = \"10\"" { } { } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1678183044708 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "NUMWORDS_A 1024 " "Parameter \"NUMWORDS_A\" = \"1024\"" { } { } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1678183044708 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "OUTDATA_REG_A UNREGISTERED " "Parameter \"OUTDATA_REG_A\" = \"UNREGISTERED\"" { } { } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1678183044708 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "RAM_BLOCK_TYPE AUTO " "Parameter \"RAM_BLOCK_TYPE\" = \"AUTO\"" { } { } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1678183044708 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "INIT_FILE bootloarder_1.neorv32_test_setup_bootloader0.rtl.mif " "Parameter \"INIT_FILE\" = \"bootloarder_1.neorv32_test_setup_bootloader0.rtl.mif\"" { } { } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1678183044708 ""} } { } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1678183044708 ""}
+{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altsyncram_bg91.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/altsyncram_bg91.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altsyncram_bg91 " "Found entity 1: altsyncram_bg91" { } { { "db/altsyncram_bg91.tdf" "" { Text "/home/stepan/Travail/SETI/Projet/proj_quartus/db/altsyncram_bg91.tdf" 28 1 0 } } } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1678183044742 ""} } { } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1678183044742 ""}
+{ "Warning" "WSGN_CONNECTIVITY_WARNINGS" "1 " "1 hierarchies have connectivity warnings - see the Connectivity Checks report folder" { } { } 0 12241 "%1!d! hierarchies have connectivity warnings - see the Connectivity Checks report folder" 0 0 "Analysis & Synthesis" 0 -1 1678183044931 ""}
+{ "Info" "ISUTIL_TIMING_DRIVEN_SYNTHESIS_RUNNING" "" "Timing-Driven Synthesis is running" { } { } 0 286030 "Timing-Driven Synthesis is running" 0 0 "Analysis & Synthesis" 0 -1 1678183046504 ""}
+{ "Info" "ISCL_SCL_LOST_FANOUT_MSG_HDR" "43 " "43 registers lost all their fanouts during netlist optimizations." { } { } 0 17049 "%1!d! registers lost all their fanouts during netlist optimizations." 0 0 "Analysis & Synthesis" 0 -1 1678183048208 ""}
+{ "Warning" "WQCU_FOUND_UNUSABLE_ASSIGNMENTS_FOR_ENTITY" "gfsdg 24 " "Ignored 24 assignments for entity \"gfsdg\" -- entity does not exist in design" { { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_instance_assignment -name PARTITION_HIERARCHY root_partition -to \| -entity gfsdg -section_id Top " "Assignment for entity set_instance_assignment -name PARTITION_HIERARCHY root_partition -to \| -entity gfsdg -section_id Top was ignored" { } { } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1678183048288 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_global_assignment -name PARTITION_NETLIST_TYPE SOURCE -entity gfsdg -section_id Top " "Assignment for entity set_global_assignment -name PARTITION_NETLIST_TYPE SOURCE -entity gfsdg -section_id Top was ignored" { } { } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1678183048288 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_global_assignment -name PARTITION_FITTER_PRESERVATION_LEVEL PLACEMENT_AND_ROUTING -entity gfsdg -section_id Top " "Assignment for entity set_global_assignment -name PARTITION_FITTER_PRESERVATION_LEVEL PLACEMENT_AND_ROUTING -entity gfsdg -section_id Top was ignored" { } { } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1678183048288 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_global_assignment -name PARTITION_PRESERVE_HIGH_SPEED_TILES ON -entity gfsdg -section_id Top " "Assignment for entity set_global_assignment -name PARTITION_PRESERVE_HIGH_SPEED_TILES ON -entity gfsdg -section_id Top was ignored" { } { } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1678183048288 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_global_assignment -name PARTITION_IGNORE_SOURCE_FILE_CHANGES OFF -entity gfsdg -section_id Top " "Assignment for entity set_global_assignment -name PARTITION_IGNORE_SOURCE_FILE_CHANGES OFF -entity gfsdg -section_id Top was ignored" { } { } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1678183048288 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_global_assignment -name PARTITION_ALWAYS_USE_QXP_NETLIST OFF -entity gfsdg -section_id Top " "Assignment for entity set_global_assignment -name PARTITION_ALWAYS_USE_QXP_NETLIST OFF -entity gfsdg -section_id Top was ignored" { } { } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1678183048288 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_global_assignment -name PARTITION_COLOR 16764057 -entity gfsdg -section_id Top " "Assignment for entity set_global_assignment -name PARTITION_COLOR 16764057 -entity gfsdg -section_id Top was ignored" { } { } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1678183048288 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_global_assignment -name PARTITION_IMPORT_ASSIGNMENTS ON -entity gfsdg -section_id Top " "Assignment for entity set_global_assignment -name PARTITION_IMPORT_ASSIGNMENTS ON -entity gfsdg -section_id Top was ignored" { } { } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1678183048288 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_global_assignment -name PARTITION_IMPORT_EXISTING_ASSIGNMENTS REPLACE_CONFLICTING -entity gfsdg -section_id Top " "Assignment for entity set_global_assignment -name PARTITION_IMPORT_EXISTING_ASSIGNMENTS REPLACE_CONFLICTING -entity gfsdg -section_id Top was ignored" { } { } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1678183048288 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_global_assignment -name PARTITION_IMPORT_EXISTING_LOGICLOCK_REGIONS UPDATE_CONFLICTING -entity gfsdg -section_id Top " "Assignment for entity set_global_assignment -name PARTITION_IMPORT_EXISTING_LOGICLOCK_REGIONS UPDATE_CONFLICTING -entity gfsdg -section_id Top was ignored" { } { } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1678183048288 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_global_assignment -name PARTITION_IMPORT_PIN_ASSIGNMENTS ON -entity gfsdg -section_id Top " "Assignment for entity set_global_assignment -name PARTITION_IMPORT_PIN_ASSIGNMENTS ON -entity gfsdg -section_id Top was ignored" { } { } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1678183048288 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_global_assignment -name PARTITION_IMPORT_PROMOTE_ASSIGNMENTS ON -entity gfsdg -section_id Top " "Assignment for entity set_global_assignment -name PARTITION_IMPORT_PROMOTE_ASSIGNMENTS ON -entity gfsdg -section_id Top was ignored" { } { } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1678183048288 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_global_assignment -name PARTITION_TYPE STANDARD_PARTITION -entity gfsdg -section_id Top " "Assignment for entity set_global_assignment -name PARTITION_TYPE STANDARD_PARTITION -entity gfsdg -section_id Top was ignored" { } { } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1678183048288 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_global_assignment -name ALLOW_MULTIPLE_PERSONAS OFF -entity gfsdg -section_id Top " "Assignment for entity set_global_assignment -name ALLOW_MULTIPLE_PERSONAS OFF -entity gfsdg -section_id Top was ignored" { } { } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1678183048288 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_global_assignment -name PARTITION_ASD_REGION_ID 1 -entity gfsdg -section_id Top " "Assignment for entity set_global_assignment -name PARTITION_ASD_REGION_ID 1 -entity gfsdg -section_id Top was ignored" { } { } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1678183048288 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_global_assignment -name CROSS_BOUNDARY_OPTIMIZATIONS OFF -entity gfsdg -section_id Top " "Assignment for entity set_global_assignment -name CROSS_BOUNDARY_OPTIMIZATIONS OFF -entity gfsdg -section_id Top was ignored" { } { } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1678183048288 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_global_assignment -name PROPAGATE_CONSTANTS_ON_INPUTS ON -entity gfsdg -section_id Top " "Assignment for entity set_global_assignment -name PROPAGATE_CONSTANTS_ON_INPUTS ON -entity gfsdg -section_id Top was ignored" { } { } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1678183048288 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_global_assignment -name PROPAGATE_INVERSIONS_ON_INPUTS ON -entity gfsdg -section_id Top " "Assignment for entity set_global_assignment -name PROPAGATE_INVERSIONS_ON_INPUTS ON -entity gfsdg -section_id Top was ignored" { } { } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1678183048288 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_global_assignment -name REMOVE_LOGIC_ON_UNCONNECTED_OUTPUTS ON -entity gfsdg -section_id Top " "Assignment for entity set_global_assignment -name REMOVE_LOGIC_ON_UNCONNECTED_OUTPUTS ON -entity gfsdg -section_id Top was ignored" { } { } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1678183048288 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_global_assignment -name MERGE_EQUIVALENT_INPUTS ON -entity gfsdg -section_id Top " "Assignment for entity set_global_assignment -name MERGE_EQUIVALENT_INPUTS ON -entity gfsdg -section_id Top was ignored" { } { } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1678183048288 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_global_assignment -name MERGE_EQUIVALENT_BIDIRS ON -entity gfsdg -section_id Top " "Assignment for entity set_global_assignment -name MERGE_EQUIVALENT_BIDIRS ON -entity gfsdg -section_id Top was ignored" { } { } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1678183048288 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_global_assignment -name ABSORB_PATHS_FROM_OUTPUTS_TO_INPUTS ON -entity gfsdg -section_id Top " "Assignment for entity set_global_assignment -name ABSORB_PATHS_FROM_OUTPUTS_TO_INPUTS ON -entity gfsdg -section_id Top was ignored" { } { } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1678183048288 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_global_assignment -name PARTITION_EXTRACT_HARD_BLOCK_NODES ON -entity gfsdg -section_id Top " "Assignment for entity set_global_assignment -name PARTITION_EXTRACT_HARD_BLOCK_NODES ON -entity gfsdg -section_id Top was ignored" { } { } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1678183048288 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_global_assignment -name PARTITION_ENABLE_STRICT_PRESERVATION OFF -entity gfsdg -section_id Top " "Assignment for entity set_global_assignment -name PARTITION_ENABLE_STRICT_PRESERVATION OFF -entity gfsdg -section_id Top was ignored" { } { } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1678183048288 ""} } { } 0 20013 "Ignored %2!d! assignments for entity \"%1!s!\" -- entity does not exist in design" 0 0 "Analysis & Synthesis" 0 -1 1678183048288 ""}
+{ "Info" "IBPM_HARD_BLOCK_PARTITION_CREATED" "hard_block:auto_generated_inst " "Generating hard_block partition \"hard_block:auto_generated_inst\"" { { "Info" "IBPM_HARD_BLOCK_PARTITION_NODE" "0 0 0 0 0 " "Adding 0 node(s), including 0 DDIO, 0 PLL, 0 transceiver and 0 LCELL" { } { } 0 16011 "Adding %1!d! node(s), including %2!d! DDIO, %3!d! PLL, %4!d! transceiver and %5!d! LCELL" 0 0 "Design Software" 0 -1 1678183048500 ""} } { } 0 16010 "Generating hard_block partition \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1678183048500 ""}
+{ "Info" "ICUT_CUT_TM_SUMMARY" "2640 " "Implemented 2640 device resources after synthesis - the final resource count might be different" { { "Info" "ICUT_CUT_TM_IPINS" "3 " "Implemented 3 input pins" { } { } 0 21058 "Implemented %1!d! input pins" 0 0 "Design Software" 0 -1 1678183048703 ""} { "Info" "ICUT_CUT_TM_OPINS" "9 " "Implemented 9 output pins" { } { } 0 21059 "Implemented %1!d! output pins" 0 0 "Design Software" 0 -1 1678183048703 ""} { "Info" "ICUT_CUT_TM_LCELLS" "2468 " "Implemented 2468 logic cells" { } { } 0 21061 "Implemented %1!d! logic cells" 0 0 "Design Software" 0 -1 1678183048703 ""} { "Info" "ICUT_CUT_TM_RAMS" "160 " "Implemented 160 RAM segments" { } { } 0 21064 "Implemented %1!d! RAM segments" 0 0 "Design Software" 0 -1 1678183048703 ""} } { } 0 21057 "Implemented %1!d! device resources after synthesis - the final resource count might be different" 0 0 "Analysis & Synthesis" 0 -1 1678183048703 ""}
+{ "Info" "IQEXE_ERROR_COUNT" "Analysis & Synthesis 0 s 55 s Quartus Prime " "Quartus Prime Analysis & Synthesis was successful. 0 errors, 55 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "647 " "Peak virtual memory: 647 megabytes" { } { } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1678183048722 ""} { "Info" "IQEXE_END_BANNER_TIME" "Tue Mar 7 10:57:28 2023 " "Processing ended: Tue Mar 7 10:57:28 2023" { } { } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1678183048722 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:12 " "Elapsed time: 00:00:12" { } { } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1678183048722 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:19 " "Total CPU time (on all processors): 00:00:19" { } { } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1678183048722 ""} } { } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Analysis & Synthesis" 0 -1 1678183048722 ""}
+{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" { } { } 3 0 "*******************************************************************" 0 0 "Analysis & Synthesis" 0 -1 1678183049849 ""}
+{ "Info" "IQEXE_START_BANNER_PRODUCT" "Fitter Quartus Prime " "Running Quartus Prime Fitter" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 22.1std.0 Build 915 10/25/2022 SC Lite Edition " "Version 22.1std.0 Build 915 10/25/2022 SC Lite Edition" { } { } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1678183049849 ""} { "Info" "IQEXE_START_BANNER_TIME" "Tue Mar 7 10:57:29 2023 " "Processing started: Tue Mar 7 10:57:29 2023" { } { } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1678183049849 ""} } { } 4 0 "Running %2!s! %1!s!" 0 0 "Fitter" 0 -1 1678183049849 ""}
+{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_fit --read_settings_files=off --write_settings_files=off bootloarder_1 -c test " "Command: quartus_fit --read_settings_files=off --write_settings_files=off bootloarder_1 -c test" { } { } 0 0 "Command: %1!s!" 0 0 "Fitter" 0 -1 1678183049849 ""}
+{ "Info" "0" "" "qfit2_default_script.tcl version: #1" { } { } 0 0 "qfit2_default_script.tcl version: #1" 0 0 "Fitter" 0 0 1678183049874 ""}
+{ "Info" "0" "" "Project = bootloarder_1" { } { } 0 0 "Project = bootloarder_1" 0 0 "Fitter" 0 0 1678183049875 ""}
+{ "Info" "0" "" "Revision = test" { } { } 0 0 "Revision = test" 0 0 "Fitter" 0 0 1678183049875 ""}
+{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines. Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." { } { } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines. Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Fitter" 0 -1 1678183050012 ""}
+{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "12 12 " "Parallel compilation is enabled and will use 12 of the 12 processors detected" { } { } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Fitter" 0 -1 1678183050012 ""}
+{ "Info" "IMPP_MPP_USER_DEVICE" "test 5CSEMA5F31C6 " "Selected device 5CSEMA5F31C6 for design \"test\"" { } { } 0 119006 "Selected device %2!s! for design \"%1!s!\"" 0 0 "Fitter" 0 -1 1678183050036 ""}
+{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "Low junction temperature 0 degrees C " "Low junction temperature is 0 degrees C" { } { } 0 21077 "%1!s! is %2!s!" 0 0 "Fitter" 0 -1 1678183050065 ""}
+{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "High junction temperature 85 degrees C " "High junction temperature is 85 degrees C" { } { } 0 21077 "%1!s! is %2!s!" 0 0 "Fitter" 0 -1 1678183050065 ""}
+{ "Info" "IFITCC_FITCC_INFO_AUTO_FIT_COMPILATION_ON" "" "Fitter is performing an Auto Fit compilation, which may decrease Fitter effort to reduce compilation time" { } { } 0 171003 "Fitter is performing an Auto Fit compilation, which may decrease Fitter effort to reduce compilation time" 0 0 "Fitter" 0 -1 1678183050396 ""}
+{ "Warning" "WCPT_FEATURE_DISABLED_POST" "LogicLock " "Feature LogicLock is only available with a valid subscription license. You can purchase a software subscription to gain full access to this feature." { } { } 0 292013 "Feature %1!s! is only available with a valid subscription license. You can purchase a software subscription to gain full access to this feature." 0 0 "Fitter" 0 -1 1678183050411 ""}
+{ "Warning" "WCUT_CUT_ATOM_PINS_WITH_INCOMPLETE_IO_ASSIGNMENTS" "" "Some pins have incomplete I/O assignments. Refer to the I/O Assignment Warnings report for details" { } { } 0 15714 "Some pins have incomplete I/O assignments. Refer to the I/O Assignment Warnings report for details" 0 0 "Fitter" 0 -1 1678183050504 ""}
+{ "Info" "IFSAC_FSAC_RAM_METASTABILITY_INFO" "" "Design uses memory blocks. Violating setup or hold times of memory block address registers for either read or write operations could cause memory contents to be corrupted. Make sure that all memory block address registers meet the setup and hold time requirements." { } { } 0 176045 "Design uses memory blocks. Violating setup or hold times of memory block address registers for either read or write operations could cause memory contents to be corrupted. Make sure that all memory block address registers meet the setup and hold time requirements." 0 0 "Fitter" 0 -1 1678183050554 ""}
+{ "Info" "IFITCC_FITCC_FITTER_PERIPHERY_PLACEMENT_START_INFO" "" "Starting Fitter periphery placement operations" { } { } 0 184020 "Starting Fitter periphery placement operations" 0 0 "Fitter" 0 -1 1678183058752 ""}
+{ "Info" "ICCLK_CLOCKS_TOP_AUTO" "1 (1 global) " "Automatically promoted 1 clock (1 global)" { { "Info" "ICCLK_PROMOTE_ASSIGNMENT" "clk_i~inputCLKENA0 1507 global CLKCTRL_G6 " "clk_i~inputCLKENA0 with 1507 fanout uses global clock CLKCTRL_G6" { } { } 0 11162 "%1!s! with %2!d! fanout uses %3!s! clock %4!s!" 0 0 "Design Software" 0 -1 1678183058860 ""} } { } 0 11191 "Automatically promoted %1!d! clock%2!s! %3!s!" 0 0 "Fitter" 0 -1 1678183058860 ""}
+{ "Info" "IFITCC_FITCC_FITTER_PERIPHERY_PLACEMENT_END_INFO" "00:00:00 " "Fitter periphery placement operations ending: elapsed time is 00:00:00" { } { } 0 184021 "Fitter periphery placement operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1678183058860 ""}
+{ "Info" "IFSAC_FSAC_REGISTER_PACKING_START_REGPACKING_INFO" "" "Starting register packing" { } { } 0 176233 "Starting register packing" 0 0 "Fitter" 0 -1 1678183058890 ""}
+{ "Extra Info" "IFSAC_FSAC_REGISTER_PACKING_BEGIN_FAST_REGISTER_INFO" "" "Started Fast Input/Output/OE register processing" { } { } 1 176236 "Started Fast Input/Output/OE register processing" 1 0 "Fitter" 0 -1 1678183058896 ""}
+{ "Extra Info" "IFSAC_FSAC_REGISTER_PACKING_FINISH_FAST_REGISTER_INFO" "" "Finished Fast Input/Output/OE register processing" { } { } 1 176237 "Finished Fast Input/Output/OE register processing" 1 0 "Fitter" 0 -1 1678183058907 ""}
+{ "Extra Info" "IFSAC_FSAC_START_MAC_SCAN_CHAIN_INFERENCING" "" "Start inferring scan chains for DSP blocks" { } { } 1 176238 "Start inferring scan chains for DSP blocks" 1 0 "Fitter" 0 -1 1678183058917 ""}
+{ "Extra Info" "IFSAC_FSAC_FINISH_MAC_SCAN_CHAIN_INFERENCING" "" "Inferring scan chains for DSP blocks is complete" { } { } 1 176239 "Inferring scan chains for DSP blocks is complete" 1 0 "Fitter" 0 -1 1678183058917 ""}
+{ "Extra Info" "IFSAC_FSAC_START_IO_MAC_RAM_PACKING" "" "Moving registers into I/O cells, DSP blocks, and RAM blocks to improve timing and density" { } { } 1 176246 "Moving registers into I/O cells, DSP blocks, and RAM blocks to improve timing and density" 1 0 "Fitter" 0 -1 1678183058921 ""}
+{ "Critical Warning" "WSTA_SDC_NOT_FOUND" "test.sdc " "Synopsys Design Constraints File file not found: 'test.sdc'. A Synopsys Design Constraints File is required by the Timing Analyzer to get proper timing constraints. Without it, the Compiler will not properly optimize the design." { } { } 1 332012 "Synopsys Design Constraints File file not found: '%1!s!'. A Synopsys Design Constraints File is required by the Timing Analyzer to get proper timing constraints. Without it, the Compiler will not properly optimize the design." 0 0 "Fitter" 0 -1 1678183059678 ""}
+{ "Info" "ISTA_NO_CLOCK_FOUND_NO_DERIVING_MSG" "base clocks " "No user constrained base clocks found in the design" { } { } 0 332144 "No user constrained %1!s! found in the design" 0 0 "Fitter" 0 -1 1678183059679 ""}
+{ "Info" "ISTA_NO_CLOCK_UNCERTAINTY_FOUND_DERIVING" "\"derive_clock_uncertainty\" " "No user constrained clock uncertainty found in the design. Calling \"derive_clock_uncertainty\"" { } { } 0 332143 "No user constrained clock uncertainty found in the design. Calling %1!s!" 0 0 "Fitter" 0 -1 1678183059716 ""}
+{ "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "Deriving Clock Uncertainty. Please refer to report_sdc in the Timing Analyzer to see clock uncertainties. " "Deriving Clock Uncertainty. Please refer to report_sdc in the Timing Analyzer to see clock uncertainties." { } { } 0 332123 "%1!s!" 0 0 "Fitter" 0 -1 1678183059716 ""}
+{ "Info" "ISTA_TDC_NO_DEFAULT_OPTIMIZATION_GOALS" "" "Timing requirements not specified -- quality metrics such as performance may be sacrificed to reduce compilation time." { } { } 0 332130 "Timing requirements not specified -- quality metrics such as performance may be sacrificed to reduce compilation time." 0 0 "Fitter" 0 -1 1678183059717 ""}
+{ "Extra Info" "IFSAC_FSAC_FINISH_IO_MAC_RAM_PACKING" "" "Finished moving registers into I/O cells, DSP blocks, and RAM blocks" { } { } 1 176247 "Finished moving registers into I/O cells, DSP blocks, and RAM blocks" 1 0 "Fitter" 0 -1 1678183059913 ""}
+{ "Info" "IFSAC_FSAC_REGISTER_PACKING_FINISH_REGPACKING_INFO" "" "Finished register packing" { { "Extra Info" "IFSAC_NO_REGISTERS_WERE_PACKED" "" "No registers were packed into other blocks" { } { } 1 176219 "No registers were packed into other blocks" 0 0 "Design Software" 0 -1 1678183059918 ""} } { } 0 176235 "Finished register packing" 0 0 "Fitter" 0 -1 1678183059918 ""}
+{ "Info" "IFSV_FITTER_PREPARATION_END" "00:00:10 " "Fitter preparation operations ending: elapsed time is 00:00:10" { } { } 0 11798 "Fitter preparation operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1678183060030 ""}
+{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_PREP_START" "" "Fitter placement preparation operations beginning" { } { } 0 170189 "Fitter placement preparation operations beginning" 0 0 "Fitter" 0 -1 1678183064014 ""}
+{ "Info" "IVPR20K_VPR_APL_ENABLED" "" "The Fitter is using Advanced Physical Optimization." { } { } 0 14951 "The Fitter is using Advanced Physical Optimization." 0 0 "Fitter" 0 -1 1678183064442 ""}
+{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_PREP_END" "00:00:14 " "Fitter placement preparation operations ending: elapsed time is 00:00:14" { } { } 0 170190 "Fitter placement preparation operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1678183077564 ""}
+{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_START" "" "Fitter placement operations beginning" { } { } 0 170191 "Fitter placement operations beginning" 0 0 "Fitter" 0 -1 1678183089107 ""}
+{ "Info" "IFITAPI_FITAPI_INFO_VPR_PLACEMENT_FINISH" "" "Fitter placement was successful" { } { } 0 170137 "Fitter placement was successful" 0 0 "Fitter" 0 -1 1678183093477 ""}
+{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_END" "00:00:04 " "Fitter placement operations ending: elapsed time is 00:00:04" { } { } 0 170192 "Fitter placement operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1678183093477 ""}
+{ "Info" "IFITAPI_FITAPI_VPR_FITTER_ROUTING_START" "" "Fitter routing operations beginning" { } { } 0 170193 "Fitter routing operations beginning" 0 0 "Fitter" 0 -1 1678183094590 ""}
+{ "Info" "IFITAPI_FITAPI_VPR_PERCENT_ROUTING_RESOURCE_USAGE" "1 " "Router estimated average interconnect usage is 1% of the available device resources" { { "Info" "IFITAPI_FITAPI_VPR_PEAK_ROUTING_REGION" "18 X56_Y11 X66_Y22 " "Router estimated peak interconnect usage is 18% of the available device resources in the region that extends from location X56_Y11 to location X66_Y22" { } { { "loc" "" { Generic "/home/stepan/Travail/SETI/Projet/proj_quartus/" { { 1 { 0 "Router estimated peak interconnect usage is 18% of the available device resources in the region that extends from location X56_Y11 to location X66_Y22"} { { 12 { 0 ""} 56 11 11 12 } } } } } } } 0 170196 "Router estimated peak interconnect usage is %1!d!%% of the available device resources in the region that extends from location %2!s! to location %3!s!" 0 0 "Design Software" 0 -1 1678183099181 ""} } { } 0 170195 "Router estimated average interconnect usage is %1!d!%% of the available device resources" 0 0 "Fitter" 0 -1 1678183099181 ""}
+{ "Info" "IFITAPI_FITAPI_VPR_AUTO_FIT_ENABLED_AND_USED" "" "The Fitter performed an Auto Fit compilation. Optimizations were skipped to reduce compilation time." { { "Info" "IFITAPI_FITAPI_VPR_AUTO_FIT_ENABLED_AND_USED_FOR_ROUTABILITY" "" "Optimizations that may affect the design's routability were skipped" { } { } 0 170201 "Optimizations that may affect the design's routability were skipped" 0 0 "Design Software" 0 -1 1678183103585 ""} } { } 0 170199 "The Fitter performed an Auto Fit compilation. Optimizations were skipped to reduce compilation time." 0 0 "Fitter" 0 -1 1678183103585 ""}
+{ "Info" "IFITAPI_FITAPI_VPR_FITTER_ROUTING_END" "00:00:06 " "Fitter routing operations ending: elapsed time is 00:00:06" { } { } 0 170194 "Fitter routing operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1678183103588 ""}
+{ "Info" "IVPR20K_VPR_TIMING_ANALYSIS_TIME" "the Fitter 3.26 " "Total time spent on timing analysis during the Fitter is 3.26 seconds." { } { } 0 11888 "Total time spent on timing analysis during %1!s! is %2!s! seconds." 0 0 "Fitter" 0 -1 1678183106531 ""}
+{ "Info" "ITAPI_TAPI_STARTED" "" "Started post-fitting delay annotation" { } { } 0 334003 "Started post-fitting delay annotation" 0 0 "Fitter" 0 -1 1678183106605 ""}
+{ "Info" "ITAPI_TAPI_COMPLETED" "" "Delay annotation completed successfully" { } { } 0 334004 "Delay annotation completed successfully" 0 0 "Fitter" 0 -1 1678183107391 ""}
+{ "Info" "ITAPI_TAPI_STARTED" "" "Started post-fitting delay annotation" { } { } 0 334003 "Started post-fitting delay annotation" 0 0 "Fitter" 0 -1 1678183107393 ""}
+{ "Info" "ITAPI_TAPI_COMPLETED" "" "Delay annotation completed successfully" { } { } 0 334004 "Delay annotation completed successfully" 0 0 "Fitter" 0 -1 1678183108115 ""}
+{ "Info" "IFSV_FITTER_POST_OPERATION_END" "00:00:05 " "Fitter post-fit operations ending: elapsed time is 00:00:05" { } { } 0 11801 "Fitter post-fit operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1678183111629 ""}
+{ "Warning" "WFITCC_FITCC_IGNORED_ASSIGNMENT" "" "Found invalid Fitter assignments. See the Ignored Assignments panel in the Fitter Compilation Report for more information." { } { } 0 171167 "Found invalid Fitter assignments. See the Ignored Assignments panel in the Fitter Compilation Report for more information." 0 0 "Fitter" 0 -1 1678183111840 ""}
+{ "Info" "IQEXE_ERROR_COUNT" "Fitter 0 s 5 s Quartus Prime " "Quartus Prime Fitter was successful. 0 errors, 5 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "2426 " "Peak virtual memory: 2426 megabytes" { } { } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1678183112836 ""} { "Info" "IQEXE_END_BANNER_TIME" "Tue Mar 7 10:58:32 2023 " "Processing ended: Tue Mar 7 10:58:32 2023" { } { } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1678183112836 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:01:03 " "Elapsed time: 00:01:03" { } { } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1678183112836 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:03:05 " "Total CPU time (on all processors): 00:03:05" { } { } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1678183112836 ""} } { } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Fitter" 0 -1 1678183112836 ""}
+{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" { } { } 3 0 "*******************************************************************" 0 0 "Fitter" 0 -1 1678183113960 ""}
+{ "Info" "IQEXE_START_BANNER_PRODUCT" "Assembler Quartus Prime " "Running Quartus Prime Assembler" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 22.1std.0 Build 915 10/25/2022 SC Lite Edition " "Version 22.1std.0 Build 915 10/25/2022 SC Lite Edition" { } { } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1678183113960 ""} { "Info" "IQEXE_START_BANNER_TIME" "Tue Mar 7 10:58:33 2023 " "Processing started: Tue Mar 7 10:58:33 2023" { } { } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1678183113960 ""} } { } 4 0 "Running %2!s! %1!s!" 0 0 "Assembler" 0 -1 1678183113960 ""}
+{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_asm --read_settings_files=off --write_settings_files=off bootloarder_1 -c test " "Command: quartus_asm --read_settings_files=off --write_settings_files=off bootloarder_1 -c test" { } { } 0 0 "Command: %1!s!" 0 0 "Assembler" 0 -1 1678183113960 ""}
+{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines. Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." { } { } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines. Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Assembler" 0 -1 1678183114488 ""}
+{ "Info" "IASM_ASM_GENERATING_PROGRAMMING_FILES" "" "Assembler is generating device programming files" { } { } 0 115030 "Assembler is generating device programming files" 0 0 "Assembler" 0 -1 1678183118856 ""}
+{ "Info" "IQEXE_ERROR_COUNT" "Assembler 0 s 1 Quartus Prime " "Quartus Prime Assembler was successful. 0 errors, 1 warning" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "550 " "Peak virtual memory: 550 megabytes" { } { } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1678183119073 ""} { "Info" "IQEXE_END_BANNER_TIME" "Tue Mar 7 10:58:39 2023 " "Processing ended: Tue Mar 7 10:58:39 2023" { } { } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1678183119073 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:06 " "Elapsed time: 00:00:06" { } { } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1678183119073 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:05 " "Total CPU time (on all processors): 00:00:05" { } { } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1678183119073 ""} } { } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Assembler" 0 -1 1678183119073 ""}
+{ "Info" "IFLOW_DISABLED_MODULE" "Power Analyzer FLOW_ENABLE_POWER_ANALYZER " "Skipped module Power Analyzer due to the assignment FLOW_ENABLE_POWER_ANALYZER" { } { } 0 293026 "Skipped module %1!s! due to the assignment %2!s!" 0 0 "Assembler" 0 -1 1678183119721 ""}
+{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" { } { } 3 0 "*******************************************************************" 0 0 "Assembler" 0 -1 1678183120184 ""}
+{ "Info" "IQEXE_START_BANNER_PRODUCT" "Timing Analyzer Quartus Prime " "Running Quartus Prime Timing Analyzer" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 22.1std.0 Build 915 10/25/2022 SC Lite Edition " "Version 22.1std.0 Build 915 10/25/2022 SC Lite Edition" { } { } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1678183120185 ""} { "Info" "IQEXE_START_BANNER_TIME" "Tue Mar 7 10:58:40 2023 " "Processing started: Tue Mar 7 10:58:40 2023" { } { } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1678183120185 ""} } { } 4 0 "Running %2!s! %1!s!" 0 0 "Timing Analyzer" 0 -1 1678183120185 ""}
+{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_sta bootloarder_1 -c test " "Command: quartus_sta bootloarder_1 -c test" { } { } 0 0 "Command: %1!s!" 0 0 "Timing Analyzer" 0 -1 1678183120185 ""}
+{ "Info" "0" "" "qsta_default_script.tcl version: #1" { } { } 0 0 "qsta_default_script.tcl version: #1" 0 0 "Timing Analyzer" 0 0 1678183120212 ""}
+{ "Warning" "WQCU_FOUND_UNUSABLE_ASSIGNMENTS_FOR_ENTITY" "gfsdg 24 " "Ignored 24 assignments for entity \"gfsdg\" -- entity does not exist in design" { { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_instance_assignment -name PARTITION_HIERARCHY root_partition -to \| -entity gfsdg -section_id Top " "Assignment for entity set_instance_assignment -name PARTITION_HIERARCHY root_partition -to \| -entity gfsdg -section_id Top was ignored" { } { } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1678183120628 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_global_assignment -name PARTITION_NETLIST_TYPE SOURCE -entity gfsdg -section_id Top " "Assignment for entity set_global_assignment -name PARTITION_NETLIST_TYPE SOURCE -entity gfsdg -section_id Top was ignored" { } { } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1678183120628 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_global_assignment -name PARTITION_FITTER_PRESERVATION_LEVEL PLACEMENT_AND_ROUTING -entity gfsdg -section_id Top " "Assignment for entity set_global_assignment -name PARTITION_FITTER_PRESERVATION_LEVEL PLACEMENT_AND_ROUTING -entity gfsdg -section_id Top was ignored" { } { } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1678183120628 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_global_assignment -name PARTITION_PRESERVE_HIGH_SPEED_TILES ON -entity gfsdg -section_id Top " "Assignment for entity set_global_assignment -name PARTITION_PRESERVE_HIGH_SPEED_TILES ON -entity gfsdg -section_id Top was ignored" { } { } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1678183120628 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_global_assignment -name PARTITION_IGNORE_SOURCE_FILE_CHANGES OFF -entity gfsdg -section_id Top " "Assignment for entity set_global_assignment -name PARTITION_IGNORE_SOURCE_FILE_CHANGES OFF -entity gfsdg -section_id Top was ignored" { } { } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1678183120628 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_global_assignment -name PARTITION_ALWAYS_USE_QXP_NETLIST OFF -entity gfsdg -section_id Top " "Assignment for entity set_global_assignment -name PARTITION_ALWAYS_USE_QXP_NETLIST OFF -entity gfsdg -section_id Top was ignored" { } { } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1678183120628 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_global_assignment -name PARTITION_COLOR 16764057 -entity gfsdg -section_id Top " "Assignment for entity set_global_assignment -name PARTITION_COLOR 16764057 -entity gfsdg -section_id Top was ignored" { } { } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1678183120628 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_global_assignment -name PARTITION_IMPORT_ASSIGNMENTS ON -entity gfsdg -section_id Top " "Assignment for entity set_global_assignment -name PARTITION_IMPORT_ASSIGNMENTS ON -entity gfsdg -section_id Top was ignored" { } { } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1678183120628 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_global_assignment -name PARTITION_IMPORT_EXISTING_ASSIGNMENTS REPLACE_CONFLICTING -entity gfsdg -section_id Top " "Assignment for entity set_global_assignment -name PARTITION_IMPORT_EXISTING_ASSIGNMENTS REPLACE_CONFLICTING -entity gfsdg -section_id Top was ignored" { } { } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1678183120628 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_global_assignment -name PARTITION_IMPORT_EXISTING_LOGICLOCK_REGIONS UPDATE_CONFLICTING -entity gfsdg -section_id Top " "Assignment for entity set_global_assignment -name PARTITION_IMPORT_EXISTING_LOGICLOCK_REGIONS UPDATE_CONFLICTING -entity gfsdg -section_id Top was ignored" { } { } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1678183120628 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_global_assignment -name PARTITION_IMPORT_PIN_ASSIGNMENTS ON -entity gfsdg -section_id Top " "Assignment for entity set_global_assignment -name PARTITION_IMPORT_PIN_ASSIGNMENTS ON -entity gfsdg -section_id Top was ignored" { } { } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1678183120628 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_global_assignment -name PARTITION_IMPORT_PROMOTE_ASSIGNMENTS ON -entity gfsdg -section_id Top " "Assignment for entity set_global_assignment -name PARTITION_IMPORT_PROMOTE_ASSIGNMENTS ON -entity gfsdg -section_id Top was ignored" { } { } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1678183120628 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_global_assignment -name PARTITION_TYPE STANDARD_PARTITION -entity gfsdg -section_id Top " "Assignment for entity set_global_assignment -name PARTITION_TYPE STANDARD_PARTITION -entity gfsdg -section_id Top was ignored" { } { } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1678183120628 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_global_assignment -name ALLOW_MULTIPLE_PERSONAS OFF -entity gfsdg -section_id Top " "Assignment for entity set_global_assignment -name ALLOW_MULTIPLE_PERSONAS OFF -entity gfsdg -section_id Top was ignored" { } { } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1678183120628 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_global_assignment -name PARTITION_ASD_REGION_ID 1 -entity gfsdg -section_id Top " "Assignment for entity set_global_assignment -name PARTITION_ASD_REGION_ID 1 -entity gfsdg -section_id Top was ignored" { } { } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1678183120628 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_global_assignment -name CROSS_BOUNDARY_OPTIMIZATIONS OFF -entity gfsdg -section_id Top " "Assignment for entity set_global_assignment -name CROSS_BOUNDARY_OPTIMIZATIONS OFF -entity gfsdg -section_id Top was ignored" { } { } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1678183120628 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_global_assignment -name PROPAGATE_CONSTANTS_ON_INPUTS ON -entity gfsdg -section_id Top " "Assignment for entity set_global_assignment -name PROPAGATE_CONSTANTS_ON_INPUTS ON -entity gfsdg -section_id Top was ignored" { } { } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1678183120628 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_global_assignment -name PROPAGATE_INVERSIONS_ON_INPUTS ON -entity gfsdg -section_id Top " "Assignment for entity set_global_assignment -name PROPAGATE_INVERSIONS_ON_INPUTS ON -entity gfsdg -section_id Top was ignored" { } { } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1678183120628 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_global_assignment -name REMOVE_LOGIC_ON_UNCONNECTED_OUTPUTS ON -entity gfsdg -section_id Top " "Assignment for entity set_global_assignment -name REMOVE_LOGIC_ON_UNCONNECTED_OUTPUTS ON -entity gfsdg -section_id Top was ignored" { } { } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1678183120628 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_global_assignment -name MERGE_EQUIVALENT_INPUTS ON -entity gfsdg -section_id Top " "Assignment for entity set_global_assignment -name MERGE_EQUIVALENT_INPUTS ON -entity gfsdg -section_id Top was ignored" { } { } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1678183120628 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_global_assignment -name MERGE_EQUIVALENT_BIDIRS ON -entity gfsdg -section_id Top " "Assignment for entity set_global_assignment -name MERGE_EQUIVALENT_BIDIRS ON -entity gfsdg -section_id Top was ignored" { } { } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1678183120628 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_global_assignment -name ABSORB_PATHS_FROM_OUTPUTS_TO_INPUTS ON -entity gfsdg -section_id Top " "Assignment for entity set_global_assignment -name ABSORB_PATHS_FROM_OUTPUTS_TO_INPUTS ON -entity gfsdg -section_id Top was ignored" { } { } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1678183120628 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_global_assignment -name PARTITION_EXTRACT_HARD_BLOCK_NODES ON -entity gfsdg -section_id Top " "Assignment for entity set_global_assignment -name PARTITION_EXTRACT_HARD_BLOCK_NODES ON -entity gfsdg -section_id Top was ignored" { } { } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1678183120628 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_global_assignment -name PARTITION_ENABLE_STRICT_PRESERVATION OFF -entity gfsdg -section_id Top " "Assignment for entity set_global_assignment -name PARTITION_ENABLE_STRICT_PRESERVATION OFF -entity gfsdg -section_id Top was ignored" { } { } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1678183120628 ""} } { } 0 20013 "Ignored %2!d! assignments for entity \"%1!s!\" -- entity does not exist in design" 0 0 "Timing Analyzer" 0 -1 1678183120628 ""}
+{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines. Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." { } { } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines. Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Timing Analyzer" 0 -1 1678183120719 ""}
+{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "12 12 " "Parallel compilation is enabled and will use 12 of the 12 processors detected" { } { } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Timing Analyzer" 0 -1 1678183120720 ""}
+{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "Low junction temperature 0 degrees C " "Low junction temperature is 0 degrees C" { } { } 0 21077 "%1!s! is %2!s!" 0 0 "Timing Analyzer" 0 -1 1678183120766 ""}
+{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "High junction temperature 85 degrees C " "High junction temperature is 85 degrees C" { } { } 0 21077 "%1!s! is %2!s!" 0 0 "Timing Analyzer" 0 -1 1678183120766 ""}
+{ "Critical Warning" "WSTA_SDC_NOT_FOUND" "test.sdc " "Synopsys Design Constraints File file not found: 'test.sdc'. A Synopsys Design Constraints File is required by the Timing Analyzer to get proper timing constraints. Without it, the Compiler will not properly optimize the design." { } { } 1 332012 "Synopsys Design Constraints File file not found: '%1!s!'. A Synopsys Design Constraints File is required by the Timing Analyzer to get proper timing constraints. Without it, the Compiler will not properly optimize the design." 0 0 "Timing Analyzer" 0 -1 1678183121356 ""}
+{ "Info" "ISTA_NO_CLOCK_FOUND_DERIVING" "base clocks \"derive_clocks -period 1.0\" " "No user constrained base clocks found in the design. Calling \"derive_clocks -period 1.0\"" { } { } 0 332142 "No user constrained %1!s! found in the design. Calling %2!s!" 0 0 "Timing Analyzer" 0 -1 1678183121357 ""}
+{ "Info" "ISTA_DERIVE_CLOCKS_INFO" "Deriving Clocks " "Deriving Clocks" { { "Info" "ISTA_DERIVE_CLOCKS_INFO" "create_clock -period 1.000 -name clk_i clk_i " "create_clock -period 1.000 -name clk_i clk_i" { } { } 0 332105 "%1!s!" 0 0 "Design Software" 0 -1 1678183121375 ""} } { } 0 332105 "%1!s!" 0 0 "Timing Analyzer" 0 -1 1678183121375 ""}
+{ "Info" "ISTA_NO_CLOCK_UNCERTAINTY_FOUND_DERIVING" "\"derive_clock_uncertainty\" " "No user constrained clock uncertainty found in the design. Calling \"derive_clock_uncertainty\"" { } { } 0 332143 "No user constrained clock uncertainty found in the design. Calling %1!s!" 0 0 "Timing Analyzer" 0 -1 1678183121391 ""}
+{ "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "Deriving Clock Uncertainty. Please refer to report_sdc in the Timing Analyzer to see clock uncertainties. " "Deriving Clock Uncertainty. Please refer to report_sdc in the Timing Analyzer to see clock uncertainties." { } { } 0 332123 "%1!s!" 0 0 "Timing Analyzer" 0 -1 1678183121392 ""}
+{ "Info" "0" "" "Found TIMING_ANALYZER_REPORT_SCRIPT_INCLUDE_DEFAULT_ANALYSIS = ON" { } { } 0 0 "Found TIMING_ANALYZER_REPORT_SCRIPT_INCLUDE_DEFAULT_ANALYSIS = ON" 0 0 "Timing Analyzer" 0 0 1678183121392 ""}
+{ "Info" "0" "" "Analyzing Slow 1100mV 85C Model" { } { } 0 0 "Analyzing Slow 1100mV 85C Model" 0 0 "Timing Analyzer" 0 0 1678183121399 ""}
+{ "Critical Warning" "WSTA_TIMING_NOT_MET" "" "Timing requirements not met" { { "Info" "ISTA_TIMING_NOT_MET_USE_ADA" "" "For recommendations on closing timing, run Report Timing Closure Recommendations in the Timing Analyzer." { } { } 0 11105 "For recommendations on closing timing, run Report Timing Closure Recommendations in the Timing Analyzer." 0 0 "Design Software" 0 -1 1678183121639 ""} } { } 1 332148 "Timing requirements not met" 0 0 "Timing Analyzer" 0 -1 1678183121639 ""}
+{ "Info" "ISTA_WORST_CASE_SLACK" "setup -6.523 " "Worst-case setup slack is -6.523" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" " Slack End Point TNS Clock " " Slack End Point TNS Clock " { } { } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1678183121640 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" { } { } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1678183121640 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" " -6.523 -8742.130 clk_i " " -6.523 -8742.130 clk_i " { } { } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1678183121640 ""} } { } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1678183121640 ""}
+{ "Info" "ISTA_WORST_CASE_SLACK" "hold 0.219 " "Worst-case hold slack is 0.219" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" " Slack End Point TNS Clock " " Slack End Point TNS Clock " { } { } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1678183121648 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" { } { } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1678183121648 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" " 0.219 0.000 clk_i " " 0.219 0.000 clk_i " { } { } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1678183121648 ""} } { } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1678183121648 ""}
+{ "Info" "ISTA_WORST_CASE_SLACK" "recovery -2.363 " "Worst-case recovery slack is -2.363" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" " Slack End Point TNS Clock " " Slack End Point TNS Clock " { } { } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1678183121650 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" { } { } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1678183121650 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" " -2.363 -1774.021 clk_i " " -2.363 -1774.021 clk_i " { } { } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1678183121650 ""} } { } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1678183121650 ""}
+{ "Info" "ISTA_WORST_CASE_SLACK" "removal 1.181 " "Worst-case removal slack is 1.181" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" " Slack End Point TNS Clock " " Slack End Point TNS Clock " { } { } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1678183121652 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" { } { } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1678183121652 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" " 1.181 0.000 clk_i " " 1.181 0.000 clk_i " { } { } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1678183121652 ""} } { } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1678183121652 ""}
+{ "Info" "ISTA_WORST_CASE_SLACK" "minimum pulse width -2.636 " "Worst-case minimum pulse width slack is -2.636" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" " Slack End Point TNS Clock " " Slack End Point TNS Clock " { } { } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1678183121653 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" { } { } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1678183121653 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" " -2.636 -5129.288 clk_i " " -2.636 -5129.288 clk_i " { } { } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1678183121653 ""} } { } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1678183121653 ""}
+{ "Info" "ISTA_REPORT_METASTABILITY_INFO" "Report Metastability: Found 1 synchronizer chains. " "Report Metastability: Found 1 synchronizer chains." { { "Info" "ISTA_REPORT_METASTABILITY_INFO" "Design MTBF is not calculated because the design doesn't meet its timing requirements. " "Design MTBF is not calculated because the design doesn't meet its timing requirements." { } { } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1678183121665 ""} } { } 0 332114 "%1!s!" 0 0 "Timing Analyzer" 0 -1 1678183121665 ""}
+{ "Info" "0" "" "Analyzing Slow 1100mV 0C Model" { } { } 0 0 "Analyzing Slow 1100mV 0C Model" 0 0 "Timing Analyzer" 0 0 1678183121667 ""}
+{ "Info" "ITAPI_TAPI_STARTED" "" "Started post-fitting delay annotation" { } { } 0 334003 "Started post-fitting delay annotation" 0 0 "Timing Analyzer" 0 -1 1678183121698 ""}
+{ "Info" "ITAPI_TAPI_COMPLETED" "" "Delay annotation completed successfully" { } { } 0 334004 "Delay annotation completed successfully" 0 0 "Timing Analyzer" 0 -1 1678183122957 ""}
+{ "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "Deriving Clock Uncertainty. Please refer to report_sdc in the Timing Analyzer to see clock uncertainties. " "Deriving Clock Uncertainty. Please refer to report_sdc in the Timing Analyzer to see clock uncertainties." { } { } 0 332123 "%1!s!" 0 0 "Timing Analyzer" 0 -1 1678183123100 ""}
+{ "Critical Warning" "WSTA_TIMING_NOT_MET" "" "Timing requirements not met" { { "Info" "ISTA_TIMING_NOT_MET_USE_ADA" "" "For recommendations on closing timing, run Report Timing Closure Recommendations in the Timing Analyzer." { } { } 0 11105 "For recommendations on closing timing, run Report Timing Closure Recommendations in the Timing Analyzer." 0 0 "Design Software" 0 -1 1678183123127 ""} } { } 1 332148 "Timing requirements not met" 0 0 "Timing Analyzer" 0 -1 1678183123127 ""}
+{ "Info" "ISTA_WORST_CASE_SLACK" "setup -6.554 " "Worst-case setup slack is -6.554" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" " Slack End Point TNS Clock " " Slack End Point TNS Clock " { } { } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1678183123128 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" { } { } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1678183123128 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" " -6.554 -8553.572 clk_i " " -6.554 -8553.572 clk_i " { } { } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1678183123128 ""} } { } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1678183123128 ""}
+{ "Info" "ISTA_WORST_CASE_SLACK" "hold 0.184 " "Worst-case hold slack is 0.184" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" " Slack End Point TNS Clock " " Slack End Point TNS Clock " { } { } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1678183123137 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" { } { } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1678183123137 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" " 0.184 0.000 clk_i " " 0.184 0.000 clk_i " { } { } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1678183123137 ""} } { } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1678183123137 ""}
+{ "Info" "ISTA_WORST_CASE_SLACK" "recovery -2.123 " "Worst-case recovery slack is -2.123" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" " Slack End Point TNS Clock " " Slack End Point TNS Clock " { } { } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1678183123139 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" { } { } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1678183123139 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" " -2.123 -1571.212 clk_i " " -2.123 -1571.212 clk_i " { } { } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1678183123139 ""} } { } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1678183123139 ""}
+{ "Info" "ISTA_WORST_CASE_SLACK" "removal 1.041 " "Worst-case removal slack is 1.041" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" " Slack End Point TNS Clock " " Slack End Point TNS Clock " { } { } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1678183123140 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" { } { } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1678183123140 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" " 1.041 0.000 clk_i " " 1.041 0.000 clk_i " { } { } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1678183123140 ""} } { } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1678183123140 ""}
+{ "Info" "ISTA_WORST_CASE_SLACK" "minimum pulse width -2.636 " "Worst-case minimum pulse width slack is -2.636" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" " Slack End Point TNS Clock " " Slack End Point TNS Clock " { } { } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1678183123141 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" { } { } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1678183123141 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" " -2.636 -5028.570 clk_i " " -2.636 -5028.570 clk_i " { } { } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1678183123141 ""} } { } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1678183123141 ""}
+{ "Info" "ISTA_REPORT_METASTABILITY_INFO" "Report Metastability: Found 1 synchronizer chains. " "Report Metastability: Found 1 synchronizer chains." { { "Info" "ISTA_REPORT_METASTABILITY_INFO" "Design MTBF is not calculated because the design doesn't meet its timing requirements. " "Design MTBF is not calculated because the design doesn't meet its timing requirements." { } { } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1678183123154 ""} } { } 0 332114 "%1!s!" 0 0 "Timing Analyzer" 0 -1 1678183123154 ""}
+{ "Info" "0" "" "Analyzing Fast 1100mV 85C Model" { } { } 0 0 "Analyzing Fast 1100mV 85C Model" 0 0 "Timing Analyzer" 0 0 1678183123156 ""}
+{ "Info" "ITAPI_TAPI_STARTED" "" "Started post-fitting delay annotation" { } { } 0 334003 "Started post-fitting delay annotation" 0 0 "Timing Analyzer" 0 -1 1678183123280 ""}
+{ "Info" "ITAPI_TAPI_COMPLETED" "" "Delay annotation completed successfully" { } { } 0 334004 "Delay annotation completed successfully" 0 0 "Timing Analyzer" 0 -1 1678183124424 ""}
+{ "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "Deriving Clock Uncertainty. Please refer to report_sdc in the Timing Analyzer to see clock uncertainties. " "Deriving Clock Uncertainty. Please refer to report_sdc in the Timing Analyzer to see clock uncertainties." { } { } 0 332123 "%1!s!" 0 0 "Timing Analyzer" 0 -1 1678183124596 ""}
+{ "Critical Warning" "WSTA_TIMING_NOT_MET" "" "Timing requirements not met" { { "Info" "ISTA_TIMING_NOT_MET_USE_ADA" "" "For recommendations on closing timing, run Report Timing Closure Recommendations in the Timing Analyzer." { } { } 0 11105 "For recommendations on closing timing, run Report Timing Closure Recommendations in the Timing Analyzer." 0 0 "Design Software" 0 -1 1678183124607 ""} } { } 1 332148 "Timing requirements not met" 0 0 "Timing Analyzer" 0 -1 1678183124607 ""}
+{ "Info" "ISTA_WORST_CASE_SLACK" "setup -3.592 " "Worst-case setup slack is -3.592" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" " Slack End Point TNS Clock " " Slack End Point TNS Clock " { } { } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1678183124607 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" { } { } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1678183124607 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" " -3.592 -4343.032 clk_i " " -3.592 -4343.032 clk_i " { } { } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1678183124607 ""} } { } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1678183124607 ""}
+{ "Info" "ISTA_WORST_CASE_SLACK" "hold 0.155 " "Worst-case hold slack is 0.155" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" " Slack End Point TNS Clock " " Slack End Point TNS Clock " { } { } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1678183124617 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" { } { } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1678183124617 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" " 0.155 0.000 clk_i " " 0.155 0.000 clk_i " { } { } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1678183124617 ""} } { } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1678183124617 ""}
+{ "Info" "ISTA_WORST_CASE_SLACK" "recovery -1.734 " "Worst-case recovery slack is -1.734" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" " Slack End Point TNS Clock " " Slack End Point TNS Clock " { } { } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1678183124620 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" { } { } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1678183124620 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" " -1.734 -1328.980 clk_i " " -1.734 -1328.980 clk_i " { } { } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1678183124620 ""} } { } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1678183124620 ""}
+{ "Info" "ISTA_WORST_CASE_SLACK" "removal 1.339 " "Worst-case removal slack is 1.339" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" " Slack End Point TNS Clock " " Slack End Point TNS Clock " { } { } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1678183124623 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" { } { } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1678183124623 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" " 1.339 0.000 clk_i " " 1.339 0.000 clk_i " { } { } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1678183124623 ""} } { } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1678183124623 ""}
+{ "Info" "ISTA_WORST_CASE_SLACK" "minimum pulse width -2.636 " "Worst-case minimum pulse width slack is -2.636" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" " Slack End Point TNS Clock " " Slack End Point TNS Clock " { } { } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1678183124625 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" { } { } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1678183124625 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" " -2.636 -4830.723 clk_i " " -2.636 -4830.723 clk_i " { } { } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1678183124625 ""} } { } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1678183124625 ""}
+{ "Info" "ISTA_REPORT_METASTABILITY_INFO" "Report Metastability: Found 1 synchronizer chains. " "Report Metastability: Found 1 synchronizer chains." { { "Info" "ISTA_REPORT_METASTABILITY_INFO" "Design MTBF is not calculated because the design doesn't meet its timing requirements. " "Design MTBF is not calculated because the design doesn't meet its timing requirements." { } { } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1678183124644 ""} } { } 0 332114 "%1!s!" 0 0 "Timing Analyzer" 0 -1 1678183124644 ""}
+{ "Info" "0" "" "Analyzing Fast 1100mV 0C Model" { } { } 0 0 "Analyzing Fast 1100mV 0C Model" 0 0 "Timing Analyzer" 0 0 1678183124645 ""}
+{ "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "Deriving Clock Uncertainty. Please refer to report_sdc in the Timing Analyzer to see clock uncertainties. " "Deriving Clock Uncertainty. Please refer to report_sdc in the Timing Analyzer to see clock uncertainties." { } { } 0 332123 "%1!s!" 0 0 "Timing Analyzer" 0 -1 1678183124857 ""}
+{ "Critical Warning" "WSTA_TIMING_NOT_MET" "" "Timing requirements not met" { { "Info" "ISTA_TIMING_NOT_MET_USE_ADA" "" "For recommendations on closing timing, run Report Timing Closure Recommendations in the Timing Analyzer." { } { } 0 11105 "For recommendations on closing timing, run Report Timing Closure Recommendations in the Timing Analyzer." 0 0 "Design Software" 0 -1 1678183124869 ""} } { } 1 332148 "Timing requirements not met" 0 0 "Timing Analyzer" 0 -1 1678183124869 ""}
+{ "Info" "ISTA_WORST_CASE_SLACK" "setup -3.119 " "Worst-case setup slack is -3.119" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" " Slack End Point TNS Clock " " Slack End Point TNS Clock " { } { } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1678183124870 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" { } { } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1678183124870 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" " -3.119 -3755.601 clk_i " " -3.119 -3755.601 clk_i " { } { } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1678183124870 ""} } { } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1678183124870 ""}
+{ "Info" "ISTA_WORST_CASE_SLACK" "hold 0.121 " "Worst-case hold slack is 0.121" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" " Slack End Point TNS Clock " " Slack End Point TNS Clock " { } { } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1678183124879 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" { } { } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1678183124879 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" " 0.121 0.000 clk_i " " 0.121 0.000 clk_i " { } { } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1678183124879 ""} } { } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1678183124879 ""}
+{ "Info" "ISTA_WORST_CASE_SLACK" "recovery -1.612 " "Worst-case recovery slack is -1.612" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" " Slack End Point TNS Clock " " Slack End Point TNS Clock " { } { } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1678183124880 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" { } { } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1678183124880 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" " -1.612 -1247.474 clk_i " " -1.612 -1247.474 clk_i " { } { } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1678183124880 ""} } { } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1678183124880 ""}
+{ "Info" "ISTA_WORST_CASE_SLACK" "removal 1.343 " "Worst-case removal slack is 1.343" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" " Slack End Point TNS Clock " " Slack End Point TNS Clock " { } { } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1678183124882 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" { } { } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1678183124882 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" " 1.343 0.000 clk_i " " 1.343 0.000 clk_i " { } { } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1678183124882 ""} } { } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1678183124882 ""}
+{ "Info" "ISTA_WORST_CASE_SLACK" "minimum pulse width -2.636 " "Worst-case minimum pulse width slack is -2.636" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" " Slack End Point TNS Clock " " Slack End Point TNS Clock " { } { } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1678183124883 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" { } { } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1678183124883 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" " -2.636 -5020.528 clk_i " " -2.636 -5020.528 clk_i " { } { } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1678183124883 ""} } { } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1678183124883 ""}
+{ "Info" "ISTA_REPORT_METASTABILITY_INFO" "Report Metastability: Found 1 synchronizer chains. " "Report Metastability: Found 1 synchronizer chains." { { "Info" "ISTA_REPORT_METASTABILITY_INFO" "The design MTBF is not calculated because there are no specified synchronizers in the design. " "The design MTBF is not calculated because there are no specified synchronizers in the design." { } { } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1678183124897 ""} { "Info" "ISTA_REPORT_METASTABILITY_INFO" "Number of Synchronizer Chains Found: 1 " "Number of Synchronizer Chains Found: 1" { } { } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1678183124897 ""} { "Info" "ISTA_REPORT_METASTABILITY_INFO" "Shortest Synchronizer Chain: 2 Registers " "Shortest Synchronizer Chain: 2 Registers" { } { } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1678183124897 ""} { "Info" "ISTA_REPORT_METASTABILITY_INFO" "Fraction of Chains for which MTBFs Could Not be Calculated: 1.000 " "Fraction of Chains for which MTBFs Could Not be Calculated: 1.000" { } { } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1678183124897 ""} { "Info" "ISTA_REPORT_METASTABILITY_INFO" "Worst Case Available Settling Time: 0.202 ns " "Worst Case Available Settling Time: 0.202 ns" { } { } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1678183124897 ""} { "Info" "ISTA_REPORT_METASTABILITY_INFO" " " "" { } { } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1678183124897 ""} } { } 0 332114 "%1!s!" 0 0 "Timing Analyzer" 0 -1 1678183124897 ""}
+{ "Info" "ISTA_UCP_NOT_CONSTRAINED" "setup " "Design is not fully constrained for setup requirements" { } { } 0 332102 "Design is not fully constrained for %1!s! requirements" 0 0 "Timing Analyzer" 0 -1 1678183125813 ""}
+{ "Info" "ISTA_UCP_NOT_CONSTRAINED" "hold " "Design is not fully constrained for hold requirements" { } { } 0 332102 "Design is not fully constrained for %1!s! requirements" 0 0 "Timing Analyzer" 0 -1 1678183125813 ""}
+{ "Info" "IQEXE_ERROR_COUNT" "Timing Analyzer 0 s 31 s Quartus Prime " "Quartus Prime Timing Analyzer was successful. 0 errors, 31 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "998 " "Peak virtual memory: 998 megabytes" { } { } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1678183125851 ""} { "Info" "IQEXE_END_BANNER_TIME" "Tue Mar 7 10:58:45 2023 " "Processing ended: Tue Mar 7 10:58:45 2023" { } { } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1678183125851 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:05 " "Elapsed time: 00:00:05" { } { } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1678183125851 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:14 " "Total CPU time (on all processors): 00:00:14" { } { } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1678183125851 ""} } { } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Timing Analyzer" 0 -1 1678183125851 ""}
+{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" { } { } 3 0 "*******************************************************************" 0 0 "Timing Analyzer" 0 -1 1678183126964 ""}
+{ "Info" "IQEXE_START_BANNER_PRODUCT" "EDA Netlist Writer Quartus Prime " "Running Quartus Prime EDA Netlist Writer" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 22.1std.0 Build 915 10/25/2022 SC Lite Edition " "Version 22.1std.0 Build 915 10/25/2022 SC Lite Edition" { } { } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1678183126964 ""} { "Info" "IQEXE_START_BANNER_TIME" "Tue Mar 7 10:58:46 2023 " "Processing started: Tue Mar 7 10:58:46 2023" { } { } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1678183126964 ""} } { } 4 0 "Running %2!s! %1!s!" 0 0 "EDA Netlist Writer" 0 -1 1678183126964 ""}
+{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_eda --read_settings_files=off --write_settings_files=off bootloarder_1 -c test " "Command: quartus_eda --read_settings_files=off --write_settings_files=off bootloarder_1 -c test" { } { } 0 0 "Command: %1!s!" 0 0 "EDA Netlist Writer" 0 -1 1678183126964 ""}
+{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines. Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." { } { } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines. Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "EDA Netlist Writer" 0 -1 1678183127531 ""}
+{ "Info" "IWSC_DONE_HDL_GENERATION" "test.vo /home/stepan/Travail/SETI/Projet/proj_quartus/simulation/questa/ simulation " "Generated file test.vo in folder \"/home/stepan/Travail/SETI/Projet/proj_quartus/simulation/questa/\" for EDA simulation tool" { } { } 0 204019 "Generated file %1!s! in folder \"%2!s!\" for EDA %3!s! tool" 0 0 "EDA Netlist Writer" 0 -1 1678183127968 ""}
+{ "Info" "IQEXE_ERROR_COUNT" "EDA Netlist Writer 0 s 1 Quartus Prime " "Quartus Prime EDA Netlist Writer was successful. 0 errors, 1 warning" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "713 " "Peak virtual memory: 713 megabytes" { } { } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1678183128021 ""} { "Info" "IQEXE_END_BANNER_TIME" "Tue Mar 7 10:58:48 2023 " "Processing ended: Tue Mar 7 10:58:48 2023" { } { } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1678183128021 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:02 " "Elapsed time: 00:00:02" { } { } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1678183128021 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:01 " "Total CPU time (on all processors): 00:00:01" { } { } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1678183128021 ""} } { } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "EDA Netlist Writer" 0 -1 1678183128021 ""}
+{ "Info" "IFLOW_ERROR_COUNT" "Full Compilation 0 s 93 s " "Quartus Prime Full Compilation was successful. 0 errors, 93 warnings" { } { } 0 293000 "Quartus Prime %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "EDA Netlist Writer" 0 -1 1678183128640 ""}
diff --git a/proj_quartus/db/test.(0).cnf.cdb b/proj_quartus/db/test.(0).cnf.cdb
new file mode 100644
index 000000000..e10724323
Binary files /dev/null and b/proj_quartus/db/test.(0).cnf.cdb differ
diff --git a/proj_quartus/db/test.(0).cnf.hdb b/proj_quartus/db/test.(0).cnf.hdb
new file mode 100644
index 000000000..6338d3d78
Binary files /dev/null and b/proj_quartus/db/test.(0).cnf.hdb differ
diff --git a/proj_quartus/db/test.(1).cnf.cdb b/proj_quartus/db/test.(1).cnf.cdb
new file mode 100644
index 000000000..df3cc81c7
Binary files /dev/null and b/proj_quartus/db/test.(1).cnf.cdb differ
diff --git a/proj_quartus/db/test.(1).cnf.hdb b/proj_quartus/db/test.(1).cnf.hdb
new file mode 100644
index 000000000..9e860fcf9
Binary files /dev/null and b/proj_quartus/db/test.(1).cnf.hdb differ
diff --git a/proj_quartus/db/test.(10).cnf.cdb b/proj_quartus/db/test.(10).cnf.cdb
new file mode 100644
index 000000000..652e611f4
Binary files /dev/null and b/proj_quartus/db/test.(10).cnf.cdb differ
diff --git a/proj_quartus/db/test.(10).cnf.hdb b/proj_quartus/db/test.(10).cnf.hdb
new file mode 100644
index 000000000..418b04e4b
Binary files /dev/null and b/proj_quartus/db/test.(10).cnf.hdb differ
diff --git a/proj_quartus/db/test.(11).cnf.cdb b/proj_quartus/db/test.(11).cnf.cdb
new file mode 100644
index 000000000..ba600c33c
Binary files /dev/null and b/proj_quartus/db/test.(11).cnf.cdb differ
diff --git a/proj_quartus/db/test.(11).cnf.hdb b/proj_quartus/db/test.(11).cnf.hdb
new file mode 100644
index 000000000..028bc82b7
Binary files /dev/null and b/proj_quartus/db/test.(11).cnf.hdb differ
diff --git a/proj_quartus/db/test.(12).cnf.cdb b/proj_quartus/db/test.(12).cnf.cdb
new file mode 100644
index 000000000..3a4205dce
Binary files /dev/null and b/proj_quartus/db/test.(12).cnf.cdb differ
diff --git a/proj_quartus/db/test.(12).cnf.hdb b/proj_quartus/db/test.(12).cnf.hdb
new file mode 100644
index 000000000..9bbc1d7f7
Binary files /dev/null and b/proj_quartus/db/test.(12).cnf.hdb differ
diff --git a/proj_quartus/db/test.(13).cnf.cdb b/proj_quartus/db/test.(13).cnf.cdb
new file mode 100644
index 000000000..ede5b4e02
Binary files /dev/null and b/proj_quartus/db/test.(13).cnf.cdb differ
diff --git a/proj_quartus/db/test.(13).cnf.hdb b/proj_quartus/db/test.(13).cnf.hdb
new file mode 100644
index 000000000..a9a2bbbcc
Binary files /dev/null and b/proj_quartus/db/test.(13).cnf.hdb differ
diff --git a/proj_quartus/db/test.(14).cnf.cdb b/proj_quartus/db/test.(14).cnf.cdb
new file mode 100644
index 000000000..02a058ed4
Binary files /dev/null and b/proj_quartus/db/test.(14).cnf.cdb differ
diff --git a/proj_quartus/db/test.(14).cnf.hdb b/proj_quartus/db/test.(14).cnf.hdb
new file mode 100644
index 000000000..64dcf3167
Binary files /dev/null and b/proj_quartus/db/test.(14).cnf.hdb differ
diff --git a/proj_quartus/db/test.(15).cnf.cdb b/proj_quartus/db/test.(15).cnf.cdb
new file mode 100644
index 000000000..de4dc3da4
Binary files /dev/null and b/proj_quartus/db/test.(15).cnf.cdb differ
diff --git a/proj_quartus/db/test.(15).cnf.hdb b/proj_quartus/db/test.(15).cnf.hdb
new file mode 100644
index 000000000..8902b45fd
Binary files /dev/null and b/proj_quartus/db/test.(15).cnf.hdb differ
diff --git a/proj_quartus/db/test.(16).cnf.cdb b/proj_quartus/db/test.(16).cnf.cdb
new file mode 100644
index 000000000..97ff36d64
Binary files /dev/null and b/proj_quartus/db/test.(16).cnf.cdb differ
diff --git a/proj_quartus/db/test.(16).cnf.hdb b/proj_quartus/db/test.(16).cnf.hdb
new file mode 100644
index 000000000..212610044
Binary files /dev/null and b/proj_quartus/db/test.(16).cnf.hdb differ
diff --git a/proj_quartus/db/test.(17).cnf.cdb b/proj_quartus/db/test.(17).cnf.cdb
new file mode 100644
index 000000000..d9c5dbbf9
Binary files /dev/null and b/proj_quartus/db/test.(17).cnf.cdb differ
diff --git a/proj_quartus/db/test.(17).cnf.hdb b/proj_quartus/db/test.(17).cnf.hdb
new file mode 100644
index 000000000..af115a878
Binary files /dev/null and b/proj_quartus/db/test.(17).cnf.hdb differ
diff --git a/proj_quartus/db/test.(18).cnf.cdb b/proj_quartus/db/test.(18).cnf.cdb
new file mode 100644
index 000000000..44c324f27
Binary files /dev/null and b/proj_quartus/db/test.(18).cnf.cdb differ
diff --git a/proj_quartus/db/test.(18).cnf.hdb b/proj_quartus/db/test.(18).cnf.hdb
new file mode 100644
index 000000000..ca4251183
Binary files /dev/null and b/proj_quartus/db/test.(18).cnf.hdb differ
diff --git a/proj_quartus/db/test.(19).cnf.cdb b/proj_quartus/db/test.(19).cnf.cdb
new file mode 100644
index 000000000..6113f65f0
Binary files /dev/null and b/proj_quartus/db/test.(19).cnf.cdb differ
diff --git a/proj_quartus/db/test.(19).cnf.hdb b/proj_quartus/db/test.(19).cnf.hdb
new file mode 100644
index 000000000..257863fa7
Binary files /dev/null and b/proj_quartus/db/test.(19).cnf.hdb differ
diff --git a/proj_quartus/db/test.(2).cnf.cdb b/proj_quartus/db/test.(2).cnf.cdb
new file mode 100644
index 000000000..51ad1cca3
Binary files /dev/null and b/proj_quartus/db/test.(2).cnf.cdb differ
diff --git a/proj_quartus/db/test.(2).cnf.hdb b/proj_quartus/db/test.(2).cnf.hdb
new file mode 100644
index 000000000..fc699f373
Binary files /dev/null and b/proj_quartus/db/test.(2).cnf.hdb differ
diff --git a/proj_quartus/db/test.(20).cnf.cdb b/proj_quartus/db/test.(20).cnf.cdb
new file mode 100644
index 000000000..d2c2535a9
Binary files /dev/null and b/proj_quartus/db/test.(20).cnf.cdb differ
diff --git a/proj_quartus/db/test.(20).cnf.hdb b/proj_quartus/db/test.(20).cnf.hdb
new file mode 100644
index 000000000..63eac1d1f
Binary files /dev/null and b/proj_quartus/db/test.(20).cnf.hdb differ
diff --git a/proj_quartus/db/test.(21).cnf.cdb b/proj_quartus/db/test.(21).cnf.cdb
new file mode 100644
index 000000000..fdaf3f2f6
Binary files /dev/null and b/proj_quartus/db/test.(21).cnf.cdb differ
diff --git a/proj_quartus/db/test.(21).cnf.hdb b/proj_quartus/db/test.(21).cnf.hdb
new file mode 100644
index 000000000..687b52155
Binary files /dev/null and b/proj_quartus/db/test.(21).cnf.hdb differ
diff --git a/proj_quartus/db/test.(22).cnf.cdb b/proj_quartus/db/test.(22).cnf.cdb
new file mode 100644
index 000000000..9b8120161
Binary files /dev/null and b/proj_quartus/db/test.(22).cnf.cdb differ
diff --git a/proj_quartus/db/test.(22).cnf.hdb b/proj_quartus/db/test.(22).cnf.hdb
new file mode 100644
index 000000000..bead764c5
Binary files /dev/null and b/proj_quartus/db/test.(22).cnf.hdb differ
diff --git a/proj_quartus/db/test.(23).cnf.cdb b/proj_quartus/db/test.(23).cnf.cdb
new file mode 100644
index 000000000..1f54e86d7
Binary files /dev/null and b/proj_quartus/db/test.(23).cnf.cdb differ
diff --git a/proj_quartus/db/test.(23).cnf.hdb b/proj_quartus/db/test.(23).cnf.hdb
new file mode 100644
index 000000000..4122420ff
Binary files /dev/null and b/proj_quartus/db/test.(23).cnf.hdb differ
diff --git a/proj_quartus/db/test.(24).cnf.cdb b/proj_quartus/db/test.(24).cnf.cdb
new file mode 100644
index 000000000..d4020bbe3
Binary files /dev/null and b/proj_quartus/db/test.(24).cnf.cdb differ
diff --git a/proj_quartus/db/test.(24).cnf.hdb b/proj_quartus/db/test.(24).cnf.hdb
new file mode 100644
index 000000000..c2fcb8f31
Binary files /dev/null and b/proj_quartus/db/test.(24).cnf.hdb differ
diff --git a/proj_quartus/db/test.(25).cnf.cdb b/proj_quartus/db/test.(25).cnf.cdb
new file mode 100644
index 000000000..84a5ec35b
Binary files /dev/null and b/proj_quartus/db/test.(25).cnf.cdb differ
diff --git a/proj_quartus/db/test.(25).cnf.hdb b/proj_quartus/db/test.(25).cnf.hdb
new file mode 100644
index 000000000..33955a7fa
Binary files /dev/null and b/proj_quartus/db/test.(25).cnf.hdb differ
diff --git a/proj_quartus/db/test.(26).cnf.cdb b/proj_quartus/db/test.(26).cnf.cdb
new file mode 100644
index 000000000..4e18e3d35
Binary files /dev/null and b/proj_quartus/db/test.(26).cnf.cdb differ
diff --git a/proj_quartus/db/test.(26).cnf.hdb b/proj_quartus/db/test.(26).cnf.hdb
new file mode 100644
index 000000000..7f6a24702
Binary files /dev/null and b/proj_quartus/db/test.(26).cnf.hdb differ
diff --git a/proj_quartus/db/test.(27).cnf.cdb b/proj_quartus/db/test.(27).cnf.cdb
new file mode 100644
index 000000000..d82b2ad8c
Binary files /dev/null and b/proj_quartus/db/test.(27).cnf.cdb differ
diff --git a/proj_quartus/db/test.(27).cnf.hdb b/proj_quartus/db/test.(27).cnf.hdb
new file mode 100644
index 000000000..ee4599d04
Binary files /dev/null and b/proj_quartus/db/test.(27).cnf.hdb differ
diff --git a/proj_quartus/db/test.(28).cnf.cdb b/proj_quartus/db/test.(28).cnf.cdb
new file mode 100644
index 000000000..16be6c39a
Binary files /dev/null and b/proj_quartus/db/test.(28).cnf.cdb differ
diff --git a/proj_quartus/db/test.(28).cnf.hdb b/proj_quartus/db/test.(28).cnf.hdb
new file mode 100644
index 000000000..4a1095e71
Binary files /dev/null and b/proj_quartus/db/test.(28).cnf.hdb differ
diff --git a/proj_quartus/db/test.(29).cnf.cdb b/proj_quartus/db/test.(29).cnf.cdb
new file mode 100644
index 000000000..f41462234
Binary files /dev/null and b/proj_quartus/db/test.(29).cnf.cdb differ
diff --git a/proj_quartus/db/test.(29).cnf.hdb b/proj_quartus/db/test.(29).cnf.hdb
new file mode 100644
index 000000000..f38e912e2
Binary files /dev/null and b/proj_quartus/db/test.(29).cnf.hdb differ
diff --git a/proj_quartus/db/test.(3).cnf.cdb b/proj_quartus/db/test.(3).cnf.cdb
new file mode 100644
index 000000000..a222b8e03
Binary files /dev/null and b/proj_quartus/db/test.(3).cnf.cdb differ
diff --git a/proj_quartus/db/test.(3).cnf.hdb b/proj_quartus/db/test.(3).cnf.hdb
new file mode 100644
index 000000000..b8f53fe07
Binary files /dev/null and b/proj_quartus/db/test.(3).cnf.hdb differ
diff --git a/proj_quartus/db/test.(30).cnf.cdb b/proj_quartus/db/test.(30).cnf.cdb
new file mode 100644
index 000000000..8e0e009eb
Binary files /dev/null and b/proj_quartus/db/test.(30).cnf.cdb differ
diff --git a/proj_quartus/db/test.(30).cnf.hdb b/proj_quartus/db/test.(30).cnf.hdb
new file mode 100644
index 000000000..bac5f0b93
Binary files /dev/null and b/proj_quartus/db/test.(30).cnf.hdb differ
diff --git a/proj_quartus/db/test.(31).cnf.cdb b/proj_quartus/db/test.(31).cnf.cdb
new file mode 100644
index 000000000..6ed909784
Binary files /dev/null and b/proj_quartus/db/test.(31).cnf.cdb differ
diff --git a/proj_quartus/db/test.(31).cnf.hdb b/proj_quartus/db/test.(31).cnf.hdb
new file mode 100644
index 000000000..86a94d16a
Binary files /dev/null and b/proj_quartus/db/test.(31).cnf.hdb differ
diff --git a/proj_quartus/db/test.(32).cnf.cdb b/proj_quartus/db/test.(32).cnf.cdb
new file mode 100644
index 000000000..501f8f2c8
Binary files /dev/null and b/proj_quartus/db/test.(32).cnf.cdb differ
diff --git a/proj_quartus/db/test.(32).cnf.hdb b/proj_quartus/db/test.(32).cnf.hdb
new file mode 100644
index 000000000..7e1334f25
Binary files /dev/null and b/proj_quartus/db/test.(32).cnf.hdb differ
diff --git a/proj_quartus/db/test.(33).cnf.cdb b/proj_quartus/db/test.(33).cnf.cdb
new file mode 100644
index 000000000..acfc02345
Binary files /dev/null and b/proj_quartus/db/test.(33).cnf.cdb differ
diff --git a/proj_quartus/db/test.(33).cnf.hdb b/proj_quartus/db/test.(33).cnf.hdb
new file mode 100644
index 000000000..ab97a74ce
Binary files /dev/null and b/proj_quartus/db/test.(33).cnf.hdb differ
diff --git a/proj_quartus/db/test.(34).cnf.cdb b/proj_quartus/db/test.(34).cnf.cdb
new file mode 100644
index 000000000..49f67c899
Binary files /dev/null and b/proj_quartus/db/test.(34).cnf.cdb differ
diff --git a/proj_quartus/db/test.(34).cnf.hdb b/proj_quartus/db/test.(34).cnf.hdb
new file mode 100644
index 000000000..a31fa38a5
Binary files /dev/null and b/proj_quartus/db/test.(34).cnf.hdb differ
diff --git a/proj_quartus/db/test.(35).cnf.cdb b/proj_quartus/db/test.(35).cnf.cdb
new file mode 100644
index 000000000..ae46a9c52
Binary files /dev/null and b/proj_quartus/db/test.(35).cnf.cdb differ
diff --git a/proj_quartus/db/test.(35).cnf.hdb b/proj_quartus/db/test.(35).cnf.hdb
new file mode 100644
index 000000000..2ccfb3e58
Binary files /dev/null and b/proj_quartus/db/test.(35).cnf.hdb differ
diff --git a/proj_quartus/db/test.(4).cnf.cdb b/proj_quartus/db/test.(4).cnf.cdb
new file mode 100644
index 000000000..de8510aa1
Binary files /dev/null and b/proj_quartus/db/test.(4).cnf.cdb differ
diff --git a/proj_quartus/db/test.(4).cnf.hdb b/proj_quartus/db/test.(4).cnf.hdb
new file mode 100644
index 000000000..2861f5c21
Binary files /dev/null and b/proj_quartus/db/test.(4).cnf.hdb differ
diff --git a/proj_quartus/db/test.(5).cnf.cdb b/proj_quartus/db/test.(5).cnf.cdb
new file mode 100644
index 000000000..5641da913
Binary files /dev/null and b/proj_quartus/db/test.(5).cnf.cdb differ
diff --git a/proj_quartus/db/test.(5).cnf.hdb b/proj_quartus/db/test.(5).cnf.hdb
new file mode 100644
index 000000000..86c0ae051
Binary files /dev/null and b/proj_quartus/db/test.(5).cnf.hdb differ
diff --git a/proj_quartus/db/test.(6).cnf.cdb b/proj_quartus/db/test.(6).cnf.cdb
new file mode 100644
index 000000000..9acfc99bf
Binary files /dev/null and b/proj_quartus/db/test.(6).cnf.cdb differ
diff --git a/proj_quartus/db/test.(6).cnf.hdb b/proj_quartus/db/test.(6).cnf.hdb
new file mode 100644
index 000000000..a1a9d9645
Binary files /dev/null and b/proj_quartus/db/test.(6).cnf.hdb differ
diff --git a/proj_quartus/db/test.(7).cnf.cdb b/proj_quartus/db/test.(7).cnf.cdb
new file mode 100644
index 000000000..7c38e63ef
Binary files /dev/null and b/proj_quartus/db/test.(7).cnf.cdb differ
diff --git a/proj_quartus/db/test.(7).cnf.hdb b/proj_quartus/db/test.(7).cnf.hdb
new file mode 100644
index 000000000..a3d443c3b
Binary files /dev/null and b/proj_quartus/db/test.(7).cnf.hdb differ
diff --git a/proj_quartus/db/test.(8).cnf.cdb b/proj_quartus/db/test.(8).cnf.cdb
new file mode 100644
index 000000000..f79ed59c6
Binary files /dev/null and b/proj_quartus/db/test.(8).cnf.cdb differ
diff --git a/proj_quartus/db/test.(8).cnf.hdb b/proj_quartus/db/test.(8).cnf.hdb
new file mode 100644
index 000000000..88e2e1e41
Binary files /dev/null and b/proj_quartus/db/test.(8).cnf.hdb differ
diff --git a/proj_quartus/db/test.(9).cnf.cdb b/proj_quartus/db/test.(9).cnf.cdb
new file mode 100644
index 000000000..e8555957d
Binary files /dev/null and b/proj_quartus/db/test.(9).cnf.cdb differ
diff --git a/proj_quartus/db/test.(9).cnf.hdb b/proj_quartus/db/test.(9).cnf.hdb
new file mode 100644
index 000000000..a91a65672
Binary files /dev/null and b/proj_quartus/db/test.(9).cnf.hdb differ
diff --git a/proj_quartus/db/test.asm.qmsg b/proj_quartus/db/test.asm.qmsg
new file mode 100644
index 000000000..5c9d76d71
--- /dev/null
+++ b/proj_quartus/db/test.asm.qmsg
@@ -0,0 +1,6 @@
+{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" { } { } 3 0 "*******************************************************************" 0 0 "Design Software" 0 -1 1678267862173 ""}
+{ "Info" "IQEXE_START_BANNER_PRODUCT" "Assembler Quartus Prime " "Running Quartus Prime Assembler" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 22.1std.0 Build 915 10/25/2022 SC Lite Edition " "Version 22.1std.0 Build 915 10/25/2022 SC Lite Edition" { } { } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1678267862173 ""} { "Info" "IQEXE_START_BANNER_TIME" "Wed Mar 8 10:31:02 2023 " "Processing started: Wed Mar 8 10:31:02 2023" { } { } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1678267862173 ""} } { } 4 0 "Running %2!s! %1!s!" 0 0 "Assembler" 0 -1 1678267862173 ""}
+{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_asm --read_settings_files=off --write_settings_files=off bootloarder_1 -c test " "Command: quartus_asm --read_settings_files=off --write_settings_files=off bootloarder_1 -c test" { } { } 0 0 "Command: %1!s!" 0 0 "Assembler" 0 -1 1678267862173 ""}
+{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines. Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." { } { } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines. Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Assembler" 0 -1 1678267862688 ""}
+{ "Info" "IASM_ASM_GENERATING_PROGRAMMING_FILES" "" "Assembler is generating device programming files" { } { } 0 115030 "Assembler is generating device programming files" 0 0 "Assembler" 0 -1 1678267867494 ""}
+{ "Info" "IQEXE_ERROR_COUNT" "Assembler 0 s 1 Quartus Prime " "Quartus Prime Assembler was successful. 0 errors, 1 warning" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "543 " "Peak virtual memory: 543 megabytes" { } { } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1678267867877 ""} { "Info" "IQEXE_END_BANNER_TIME" "Wed Mar 8 10:31:07 2023 " "Processing ended: Wed Mar 8 10:31:07 2023" { } { } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1678267867877 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:05 " "Elapsed time: 00:00:05" { } { } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1678267867877 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:05 " "Total CPU time (on all processors): 00:00:05" { } { } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1678267867877 ""} } { } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Assembler" 0 -1 1678267867877 ""}
diff --git a/proj_quartus/db/test.asm.rdb b/proj_quartus/db/test.asm.rdb
new file mode 100644
index 000000000..0da26fd89
Binary files /dev/null and b/proj_quartus/db/test.asm.rdb differ
diff --git a/proj_quartus/db/test.cmp.bpm b/proj_quartus/db/test.cmp.bpm
new file mode 100644
index 000000000..24fc75744
Binary files /dev/null and b/proj_quartus/db/test.cmp.bpm differ
diff --git a/proj_quartus/db/test.cmp.cdb b/proj_quartus/db/test.cmp.cdb
new file mode 100644
index 000000000..d96bd0a57
Binary files /dev/null and b/proj_quartus/db/test.cmp.cdb differ
diff --git a/proj_quartus/db/test.cmp.hdb b/proj_quartus/db/test.cmp.hdb
new file mode 100644
index 000000000..f80bb51bd
Binary files /dev/null and b/proj_quartus/db/test.cmp.hdb differ
diff --git a/proj_quartus/db/test.cmp.idb b/proj_quartus/db/test.cmp.idb
new file mode 100644
index 000000000..766480bb1
Binary files /dev/null and b/proj_quartus/db/test.cmp.idb differ
diff --git a/quartus_project/db/test_neorv32.cmp.logdb b/proj_quartus/db/test.cmp.logdb
similarity index 68%
rename from quartus_project/db/test_neorv32.cmp.logdb
rename to proj_quartus/db/test.cmp.logdb
index b3340e653..64e1f7ff0 100644
--- a/quartus_project/db/test_neorv32.cmp.logdb
+++ b/proj_quartus/db/test.cmp.logdb
@@ -11,40 +11,41 @@ IO_RULES,OCT_SUPPORTS_SLEW_RATE,INAPPLICABLE,IO_000047,I/O Properties Checks for
IO_RULES,LOC_SUPPORTS_SLEW_RATE,INAPPLICABLE,IO_000046,I/O Properties Checks for One I/O,The location should support the requested Slew Rate value.,Critical,No Slew Rate assignments found.,,I/O,,
IO_RULES,IO_STD_SUPPORTS_SLEW_RATE,INAPPLICABLE,IO_000045,I/O Properties Checks for One I/O,The I/O standard should support the requested Slew Rate value.,Critical,No Slew Rate assignments found.,,I/O,,
IO_RULES,WEAK_PULL_UP_AND_BUS_HOLD_NOT_USED_SIMULTANEOUSLY,INAPPLICABLE,IO_000027,I/O Properties Checks for One I/O,Weak Pull Up and Bus Hold should not be used at the same time.,Critical,No Enable Bus-Hold Circuitry or Weak Pull-Up Resistor assignments found.,,I/O,,
-IO_RULES,OCT_AND_CURRENT_STRENGTH_NOT_USED_SIMULTANEOUSLY,INAPPLICABLE,IO_000026,I/O Properties Checks for One I/O,On Chip Termination and Current Strength should not be used at the same time.,Critical,No Current Strength assignments found.,,I/O,,
-IO_RULES,IO_DIR_SUPPORT_OCT_VALUE,PASS,IO_000024,I/O Properties Checks for One I/O,The I/O direction should support the On Chip Termination value.,Critical,0 such failures found.,,I/O,,
+IO_RULES,OCT_AND_CURRENT_STRENGTH_NOT_USED_SIMULTANEOUSLY,INAPPLICABLE,IO_000026,I/O Properties Checks for One I/O,On Chip Termination and Current Strength should not be used at the same time.,Critical,No Current Strength or Termination assignments found.,,I/O,,
+IO_RULES,IO_DIR_SUPPORT_OCT_VALUE,INAPPLICABLE,IO_000024,I/O Properties Checks for One I/O,The I/O direction should support the On Chip Termination value.,Critical,No Termination assignments found.,,I/O,,
IO_RULES,IO_STD_SUPPORT_OPEN_DRAIN_VALUE,INAPPLICABLE,IO_000023,I/O Properties Checks for One I/O,The I/O standard should support the Open Drain value.,Critical,No open drain assignments found.,,I/O,,
IO_RULES,IO_STD_SUPPORT_BUS_HOLD_VALUE,INAPPLICABLE,IO_000022,I/O Properties Checks for One I/O,The I/O standard should support the requested Bus Hold value.,Critical,No Enable Bus-Hold Circuitry assignments found.,,I/O,,
IO_RULES,IO_STD_SUPPORT_WEAK_PULL_UP_VALUE,INAPPLICABLE,IO_000021,I/O Properties Checks for One I/O,The I/O standard should support the requested Weak Pull Up value.,Critical,No Weak Pull-Up Resistor assignments found.,,I/O,,
IO_RULES,IO_STD_SUPPORT_PCI_CLAMP_DIODE,INAPPLICABLE,IO_000020,I/O Properties Checks for One I/O,The I/O standard should support the requested PCI Clamp Diode.,Critical,No Clamping Diode assignments found.,,I/O,,
-IO_RULES,IO_STD_SUPPORT_OCT_VALUE,PASS,IO_000019,I/O Properties Checks for One I/O,The I/O standard should support the requested On Chip Termination value.,Critical,0 such failures found.,,I/O,,
+IO_RULES,IO_STD_SUPPORT_OCT_VALUE,INAPPLICABLE,IO_000019,I/O Properties Checks for One I/O,The I/O standard should support the requested On Chip Termination value.,Critical,No Termination assignments found.,,I/O,,
IO_RULES,IO_STD_SUPPORT_CURRENT_STRENGTH,INAPPLICABLE,IO_000018,I/O Properties Checks for One I/O,The I/O standard should support the requested Current Strength.,Critical,No Current Strength assignments found.,,I/O,,
IO_RULES,LOC_SUPPORT_PCI_CLAMP_DIODE,INAPPLICABLE,IO_000015,I/O Properties Checks for One I/O,The location should support the requested PCI Clamp Diode.,Critical,No Clamping Diode assignments found.,,I/O,,
IO_RULES,LOC_SUPPORT_WEAK_PULL_UP_VALUE,INAPPLICABLE,IO_000014,I/O Properties Checks for One I/O,The location should support the requested Weak Pull Up value.,Critical,No Weak Pull-Up Resistor assignments found.,,I/O,,
IO_RULES,LOC_SUPPORT_BUS_HOLD_VALUE,INAPPLICABLE,IO_000013,I/O Properties Checks for One I/O,The location should support the requested Bus Hold value.,Critical,No Enable Bus-Hold Circuitry assignments found.,,I/O,,
-IO_RULES,LOC_SUPPORT_OCT_VALUE,PASS,IO_000012,I/O Properties Checks for One I/O,The location should support the requested On Chip Termination value.,Critical,0 such failures found.,,I/O,,
+IO_RULES,LOC_SUPPORT_OCT_VALUE,INAPPLICABLE,IO_000012,I/O Properties Checks for One I/O,The location should support the requested On Chip Termination value.,Critical,No Termination assignments found.,,I/O,,
IO_RULES,LOC_SUPPORT_CURRENT_STRENGTH,INAPPLICABLE,IO_000011,I/O Properties Checks for One I/O,The location should support the requested Current Strength.,Critical,No Current Strength assignments found.,,I/O,,
IO_RULES,LOC_SUPPORT_IO_DIR,PASS,IO_000010,I/O Properties Checks for One I/O,The location should support the requested I/O direction.,Critical,0 such failures found.,,I/O,,
IO_RULES,LOC_SUPPORT_IO_STD,PASS,IO_000009,I/O Properties Checks for One I/O,The location should support the requested I/O standard.,Critical,0 such failures found.,,I/O,,
IO_RULES,SINGLE_ENDED_OUTPUTS_LAB_ROWS_FROM_DIFF_IO,INAPPLICABLE,IO_000034,SI Related Distance Checks,Single-ended outputs should be 0 LAB row(s) away from a differential I/O.,High,No Differential I/O Standard assignments found.,,I/O,,
-IO_RULES,DEV_IO_RULE_OCT_DISCLAIMER,,,,,,,,,,
IO_RULES_MATRIX,Pin/Rules,IO_000002;IO_000001;IO_000003;IO_000004;IO_000005;IO_000006;IO_000007;IO_000008;IO_000047;IO_000046;IO_000045;IO_000027;IO_000026;IO_000024;IO_000023;IO_000022;IO_000021;IO_000020;IO_000019;IO_000018;IO_000015;IO_000014;IO_000013;IO_000012;IO_000011;IO_000010;IO_000009;IO_000034,
-IO_RULES_MATRIX,Total Pass,0;10;10;0;0;10;10;0;0;0;0;0;0;8;0;0;0;0;8;0;0;0;0;8;0;10;10;0,
+IO_RULES_MATRIX,Total Pass,0;12;12;0;0;12;12;0;0;0;0;0;0;0;0;0;0;0;0;0;0;0;0;0;0;12;12;0,
IO_RULES_MATRIX,Total Unchecked,0;0;0;0;0;0;0;0;0;0;0;0;0;0;0;0;0;0;0;0;0;0;0;0;0;0;0;0,
-IO_RULES_MATRIX,Total Inapplicable,10;0;0;10;10;0;0;10;10;10;10;10;10;2;10;10;10;10;2;10;10;10;10;2;10;0;0;10,
+IO_RULES_MATRIX,Total Inapplicable,12;0;0;12;12;0;0;12;12;12;12;12;12;12;12;12;12;12;12;12;12;12;12;12;12;0;0;12,
IO_RULES_MATRIX,Total Fail,0;0;0;0;0;0;0;0;0;0;0;0;0;0;0;0;0;0;0;0;0;0;0;0;0;0;0;0,
-IO_RULES_MATRIX,gpio_o[0],Inapplicable;Pass;Pass;Inapplicable;Inapplicable;Pass;Pass;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Pass;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Pass;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Pass;Inapplicable;Pass;Pass;Inapplicable,
-IO_RULES_MATRIX,gpio_o[1],Inapplicable;Pass;Pass;Inapplicable;Inapplicable;Pass;Pass;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Pass;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Pass;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Pass;Inapplicable;Pass;Pass;Inapplicable,
-IO_RULES_MATRIX,gpio_o[2],Inapplicable;Pass;Pass;Inapplicable;Inapplicable;Pass;Pass;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Pass;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Pass;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Pass;Inapplicable;Pass;Pass;Inapplicable,
-IO_RULES_MATRIX,gpio_o[3],Inapplicable;Pass;Pass;Inapplicable;Inapplicable;Pass;Pass;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Pass;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Pass;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Pass;Inapplicable;Pass;Pass;Inapplicable,
-IO_RULES_MATRIX,gpio_o[4],Inapplicable;Pass;Pass;Inapplicable;Inapplicable;Pass;Pass;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Pass;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Pass;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Pass;Inapplicable;Pass;Pass;Inapplicable,
-IO_RULES_MATRIX,gpio_o[5],Inapplicable;Pass;Pass;Inapplicable;Inapplicable;Pass;Pass;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Pass;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Pass;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Pass;Inapplicable;Pass;Pass;Inapplicable,
-IO_RULES_MATRIX,gpio_o[6],Inapplicable;Pass;Pass;Inapplicable;Inapplicable;Pass;Pass;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Pass;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Pass;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Pass;Inapplicable;Pass;Pass;Inapplicable,
-IO_RULES_MATRIX,gpio_o[7],Inapplicable;Pass;Pass;Inapplicable;Inapplicable;Pass;Pass;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Pass;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Pass;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Pass;Inapplicable;Pass;Pass;Inapplicable,
+IO_RULES_MATRIX,gpio_o[0],Inapplicable;Pass;Pass;Inapplicable;Inapplicable;Pass;Pass;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Pass;Pass;Inapplicable,
+IO_RULES_MATRIX,gpio_o[1],Inapplicable;Pass;Pass;Inapplicable;Inapplicable;Pass;Pass;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Pass;Pass;Inapplicable,
+IO_RULES_MATRIX,gpio_o[2],Inapplicable;Pass;Pass;Inapplicable;Inapplicable;Pass;Pass;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Pass;Pass;Inapplicable,
+IO_RULES_MATRIX,gpio_o[3],Inapplicable;Pass;Pass;Inapplicable;Inapplicable;Pass;Pass;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Pass;Pass;Inapplicable,
+IO_RULES_MATRIX,gpio_o[4],Inapplicable;Pass;Pass;Inapplicable;Inapplicable;Pass;Pass;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Pass;Pass;Inapplicable,
+IO_RULES_MATRIX,gpio_o[5],Inapplicable;Pass;Pass;Inapplicable;Inapplicable;Pass;Pass;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Pass;Pass;Inapplicable,
+IO_RULES_MATRIX,gpio_o[6],Inapplicable;Pass;Pass;Inapplicable;Inapplicable;Pass;Pass;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Pass;Pass;Inapplicable,
+IO_RULES_MATRIX,gpio_o[7],Inapplicable;Pass;Pass;Inapplicable;Inapplicable;Pass;Pass;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Pass;Pass;Inapplicable,
+IO_RULES_MATRIX,uart0_txd_o,Inapplicable;Pass;Pass;Inapplicable;Inapplicable;Pass;Pass;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Pass;Pass;Inapplicable,
IO_RULES_MATRIX,clk_i,Inapplicable;Pass;Pass;Inapplicable;Inapplicable;Pass;Pass;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Pass;Pass;Inapplicable,
IO_RULES_MATRIX,rstn_i,Inapplicable;Pass;Pass;Inapplicable;Inapplicable;Pass;Pass;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Pass;Pass;Inapplicable,
+IO_RULES_MATRIX,uart0_rxd_i,Inapplicable;Pass;Pass;Inapplicable;Inapplicable;Pass;Pass;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Pass;Pass;Inapplicable,
IO_RULES_SUMMARY,Total I/O Rules,28,
-IO_RULES_SUMMARY,Number of I/O Rules Passed,9,
+IO_RULES_SUMMARY,Number of I/O Rules Passed,6,
IO_RULES_SUMMARY,Number of I/O Rules Failed,0,
IO_RULES_SUMMARY,Number of I/O Rules Unchecked,0,
-IO_RULES_SUMMARY,Number of I/O Rules Inapplicable,19,
+IO_RULES_SUMMARY,Number of I/O Rules Inapplicable,22,
diff --git a/proj_quartus/db/test.cmp.rdb b/proj_quartus/db/test.cmp.rdb
new file mode 100644
index 000000000..8f2fd56cd
Binary files /dev/null and b/proj_quartus/db/test.cmp.rdb differ
diff --git a/proj_quartus/db/test.cmp_merge.kpt b/proj_quartus/db/test.cmp_merge.kpt
new file mode 100644
index 000000000..968b4ad70
Binary files /dev/null and b/proj_quartus/db/test.cmp_merge.kpt differ
diff --git a/quartus_project/db/test_neorv32.cyclonev_io_sim_cache.ff_0c_fast.hsd b/proj_quartus/db/test.cyclonev_io_sim_cache.ff_0c_fast.hsd
similarity index 99%
rename from quartus_project/db/test_neorv32.cyclonev_io_sim_cache.ff_0c_fast.hsd
rename to proj_quartus/db/test.cyclonev_io_sim_cache.ff_0c_fast.hsd
index 89911ec96..57a066dd1 100644
Binary files a/quartus_project/db/test_neorv32.cyclonev_io_sim_cache.ff_0c_fast.hsd and b/proj_quartus/db/test.cyclonev_io_sim_cache.ff_0c_fast.hsd differ
diff --git a/quartus_project/db/test_neorv32.cyclonev_io_sim_cache.ff_85c_fast.hsd b/proj_quartus/db/test.cyclonev_io_sim_cache.ff_85c_fast.hsd
similarity index 99%
rename from quartus_project/db/test_neorv32.cyclonev_io_sim_cache.ff_85c_fast.hsd
rename to proj_quartus/db/test.cyclonev_io_sim_cache.ff_85c_fast.hsd
index 01e102dfa..0a9d2d802 100644
Binary files a/quartus_project/db/test_neorv32.cyclonev_io_sim_cache.ff_85c_fast.hsd and b/proj_quartus/db/test.cyclonev_io_sim_cache.ff_85c_fast.hsd differ
diff --git a/quartus_project/db/test_neorv32.cyclonev_io_sim_cache.tt_0c_slow.hsd b/proj_quartus/db/test.cyclonev_io_sim_cache.tt_0c_slow.hsd
similarity index 99%
rename from quartus_project/db/test_neorv32.cyclonev_io_sim_cache.tt_0c_slow.hsd
rename to proj_quartus/db/test.cyclonev_io_sim_cache.tt_0c_slow.hsd
index 82cbb1529..55c3f48a0 100644
Binary files a/quartus_project/db/test_neorv32.cyclonev_io_sim_cache.tt_0c_slow.hsd and b/proj_quartus/db/test.cyclonev_io_sim_cache.tt_0c_slow.hsd differ
diff --git a/proj_quartus/db/test.cyclonev_io_sim_cache.tt_85c_slow.hsd b/proj_quartus/db/test.cyclonev_io_sim_cache.tt_85c_slow.hsd
new file mode 100644
index 000000000..7f97870fc
Binary files /dev/null and b/proj_quartus/db/test.cyclonev_io_sim_cache.tt_85c_slow.hsd differ
diff --git a/proj_quartus/db/test.db_info b/proj_quartus/db/test.db_info
new file mode 100644
index 000000000..da72950b6
--- /dev/null
+++ b/proj_quartus/db/test.db_info
@@ -0,0 +1,3 @@
+Quartus_Version = Version 22.1std.0 Build 915 10/25/2022 SC Lite Edition
+Version_Index = 553882368
+Creation_Time = Wed Mar 8 10:26:04 2023
diff --git a/proj_quartus/db/test.eda.qmsg b/proj_quartus/db/test.eda.qmsg
new file mode 100644
index 000000000..45b1b9afe
--- /dev/null
+++ b/proj_quartus/db/test.eda.qmsg
@@ -0,0 +1,6 @@
+{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" { } { } 3 0 "*******************************************************************" 0 0 "Design Software" 0 -1 1678267876208 ""}
+{ "Info" "IQEXE_START_BANNER_PRODUCT" "EDA Netlist Writer Quartus Prime " "Running Quartus Prime EDA Netlist Writer" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 22.1std.0 Build 915 10/25/2022 SC Lite Edition " "Version 22.1std.0 Build 915 10/25/2022 SC Lite Edition" { } { } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1678267876208 ""} { "Info" "IQEXE_START_BANNER_TIME" "Wed Mar 8 10:31:16 2023 " "Processing started: Wed Mar 8 10:31:16 2023" { } { } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1678267876208 ""} } { } 4 0 "Running %2!s! %1!s!" 0 0 "EDA Netlist Writer" 0 -1 1678267876208 ""}
+{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_eda --read_settings_files=off --write_settings_files=off bootloarder_1 -c test " "Command: quartus_eda --read_settings_files=off --write_settings_files=off bootloarder_1 -c test" { } { } 0 0 "Command: %1!s!" 0 0 "EDA Netlist Writer" 0 -1 1678267876208 ""}
+{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines. Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." { } { } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines. Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "EDA Netlist Writer" 0 -1 1678267876749 ""}
+{ "Info" "IWSC_DONE_HDL_GENERATION" "test.vo /home/stepan/Travail/SETI/Projet/proj_quartus/simulation/questa/ simulation " "Generated file test.vo in folder \"/home/stepan/Travail/SETI/Projet/proj_quartus/simulation/questa/\" for EDA simulation tool" { } { } 0 204019 "Generated file %1!s! in folder \"%2!s!\" for EDA %3!s! tool" 0 0 "EDA Netlist Writer" 0 -1 1678267877239 ""}
+{ "Info" "IQEXE_ERROR_COUNT" "EDA Netlist Writer 0 s 1 Quartus Prime " "Quartus Prime EDA Netlist Writer was successful. 0 errors, 1 warning" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "713 " "Peak virtual memory: 713 megabytes" { } { } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1678267877287 ""} { "Info" "IQEXE_END_BANNER_TIME" "Wed Mar 8 10:31:17 2023 " "Processing ended: Wed Mar 8 10:31:17 2023" { } { } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1678267877287 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:01 " "Elapsed time: 00:00:01" { } { } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1678267877287 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:01 " "Total CPU time (on all processors): 00:00:01" { } { } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1678267877287 ""} } { } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "EDA Netlist Writer" 0 -1 1678267877287 ""}
diff --git a/proj_quartus/db/test.fit.qmsg b/proj_quartus/db/test.fit.qmsg
new file mode 100644
index 000000000..5225f5446
--- /dev/null
+++ b/proj_quartus/db/test.fit.qmsg
@@ -0,0 +1,44 @@
+{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines. Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." { } { } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines. Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Fitter" 0 -1 1678267801499 ""}
+{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "12 12 " "Parallel compilation is enabled and will use 12 of the 12 processors detected" { } { } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Fitter" 0 -1 1678267801499 ""}
+{ "Info" "IMPP_MPP_USER_DEVICE" "test 5CSEMA5F31C6 " "Selected device 5CSEMA5F31C6 for design \"test\"" { } { } 0 119006 "Selected device %2!s! for design \"%1!s!\"" 0 0 "Fitter" 0 -1 1678267801517 ""}
+{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "Low junction temperature 0 degrees C " "Low junction temperature is 0 degrees C" { } { } 0 21077 "%1!s! is %2!s!" 0 0 "Fitter" 0 -1 1678267801556 ""}
+{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "High junction temperature 85 degrees C " "High junction temperature is 85 degrees C" { } { } 0 21077 "%1!s! is %2!s!" 0 0 "Fitter" 0 -1 1678267801556 ""}
+{ "Info" "IFITCC_FITCC_INFO_AUTO_FIT_COMPILATION_ON" "" "Fitter is performing an Auto Fit compilation, which may decrease Fitter effort to reduce compilation time" { } { } 0 171003 "Fitter is performing an Auto Fit compilation, which may decrease Fitter effort to reduce compilation time" 0 0 "Fitter" 0 -1 1678267802039 ""}
+{ "Warning" "WCPT_FEATURE_DISABLED_POST" "LogicLock " "Feature LogicLock is only available with a valid subscription license. You can purchase a software subscription to gain full access to this feature." { } { } 0 292013 "Feature %1!s! is only available with a valid subscription license. You can purchase a software subscription to gain full access to this feature." 0 0 "Fitter" 0 -1 1678267802132 ""}
+{ "Warning" "WCUT_CUT_ATOM_PINS_WITH_INCOMPLETE_IO_ASSIGNMENTS" "" "Some pins have incomplete I/O assignments. Refer to the I/O Assignment Warnings report for details" { } { } 0 15714 "Some pins have incomplete I/O assignments. Refer to the I/O Assignment Warnings report for details" 0 0 "Fitter" 0 -1 1678267802771 ""}
+{ "Info" "IFSAC_FSAC_RAM_METASTABILITY_INFO" "" "Design uses memory blocks. Violating setup or hold times of memory block address registers for either read or write operations could cause memory contents to be corrupted. Make sure that all memory block address registers meet the setup and hold time requirements." { } { } 0 176045 "Design uses memory blocks. Violating setup or hold times of memory block address registers for either read or write operations could cause memory contents to be corrupted. Make sure that all memory block address registers meet the setup and hold time requirements." 0 0 "Fitter" 0 -1 1678267802837 ""}
+{ "Info" "IFITCC_FITCC_FITTER_PERIPHERY_PLACEMENT_START_INFO" "" "Starting Fitter periphery placement operations" { } { } 0 184020 "Starting Fitter periphery placement operations" 0 0 "Fitter" 0 -1 1678267811278 ""}
+{ "Info" "ICCLK_CLOCKS_TOP_AUTO" "1 (1 global) " "Automatically promoted 1 clock (1 global)" { { "Info" "ICCLK_PROMOTE_ASSIGNMENT" "clk_i~inputCLKENA0 1507 global CLKCTRL_G6 " "clk_i~inputCLKENA0 with 1507 fanout uses global clock CLKCTRL_G6" { } { } 0 11162 "%1!s! with %2!d! fanout uses %3!s! clock %4!s!" 0 0 "Design Software" 0 -1 1678267811385 ""} } { } 0 11191 "Automatically promoted %1!d! clock%2!s! %3!s!" 0 0 "Fitter" 0 -1 1678267811385 ""}
+{ "Info" "IFITCC_FITCC_FITTER_PERIPHERY_PLACEMENT_END_INFO" "00:00:00 " "Fitter periphery placement operations ending: elapsed time is 00:00:00" { } { } 0 184021 "Fitter periphery placement operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1678267811386 ""}
+{ "Info" "IFSAC_FSAC_REGISTER_PACKING_START_REGPACKING_INFO" "" "Starting register packing" { } { } 0 176233 "Starting register packing" 0 0 "Fitter" 0 -1 1678267811480 ""}
+{ "Extra Info" "IFSAC_FSAC_REGISTER_PACKING_BEGIN_FAST_REGISTER_INFO" "" "Started Fast Input/Output/OE register processing" { } { } 1 176236 "Started Fast Input/Output/OE register processing" 1 0 "Fitter" 0 -1 1678267811486 ""}
+{ "Extra Info" "IFSAC_FSAC_REGISTER_PACKING_FINISH_FAST_REGISTER_INFO" "" "Finished Fast Input/Output/OE register processing" { } { } 1 176237 "Finished Fast Input/Output/OE register processing" 1 0 "Fitter" 0 -1 1678267811496 ""}
+{ "Extra Info" "IFSAC_FSAC_START_MAC_SCAN_CHAIN_INFERENCING" "" "Start inferring scan chains for DSP blocks" { } { } 1 176238 "Start inferring scan chains for DSP blocks" 1 0 "Fitter" 0 -1 1678267811504 ""}
+{ "Extra Info" "IFSAC_FSAC_FINISH_MAC_SCAN_CHAIN_INFERENCING" "" "Inferring scan chains for DSP blocks is complete" { } { } 1 176239 "Inferring scan chains for DSP blocks is complete" 1 0 "Fitter" 0 -1 1678267811504 ""}
+{ "Extra Info" "IFSAC_FSAC_START_IO_MAC_RAM_PACKING" "" "Moving registers into I/O cells, DSP blocks, and RAM blocks to improve timing and density" { } { } 1 176246 "Moving registers into I/O cells, DSP blocks, and RAM blocks to improve timing and density" 1 0 "Fitter" 0 -1 1678267811508 ""}
+{ "Critical Warning" "WSTA_SDC_NOT_FOUND" "test.sdc " "Synopsys Design Constraints File file not found: 'test.sdc'. A Synopsys Design Constraints File is required by the Timing Analyzer to get proper timing constraints. Without it, the Compiler will not properly optimize the design." { } { } 1 332012 "Synopsys Design Constraints File file not found: '%1!s!'. A Synopsys Design Constraints File is required by the Timing Analyzer to get proper timing constraints. Without it, the Compiler will not properly optimize the design." 0 0 "Fitter" 0 -1 1678267812690 ""}
+{ "Info" "ISTA_NO_CLOCK_FOUND_NO_DERIVING_MSG" "base clocks " "No user constrained base clocks found in the design" { } { } 0 332144 "No user constrained %1!s! found in the design" 0 0 "Fitter" 0 -1 1678267812691 ""}
+{ "Info" "ISTA_NO_CLOCK_UNCERTAINTY_FOUND_DERIVING" "\"derive_clock_uncertainty\" " "No user constrained clock uncertainty found in the design. Calling \"derive_clock_uncertainty\"" { } { } 0 332143 "No user constrained clock uncertainty found in the design. Calling %1!s!" 0 0 "Fitter" 0 -1 1678267812745 ""}
+{ "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "Deriving Clock Uncertainty. Please refer to report_sdc in the Timing Analyzer to see clock uncertainties. " "Deriving Clock Uncertainty. Please refer to report_sdc in the Timing Analyzer to see clock uncertainties." { } { } 0 332123 "%1!s!" 0 0 "Fitter" 0 -1 1678267812746 ""}
+{ "Info" "ISTA_TDC_NO_DEFAULT_OPTIMIZATION_GOALS" "" "Timing requirements not specified -- quality metrics such as performance may be sacrificed to reduce compilation time." { } { } 0 332130 "Timing requirements not specified -- quality metrics such as performance may be sacrificed to reduce compilation time." 0 0 "Fitter" 0 -1 1678267812746 ""}
+{ "Extra Info" "IFSAC_FSAC_FINISH_IO_MAC_RAM_PACKING" "" "Finished moving registers into I/O cells, DSP blocks, and RAM blocks" { } { } 1 176247 "Finished moving registers into I/O cells, DSP blocks, and RAM blocks" 1 0 "Fitter" 0 -1 1678267812935 ""}
+{ "Info" "IFSAC_FSAC_REGISTER_PACKING_FINISH_REGPACKING_INFO" "" "Finished register packing" { { "Extra Info" "IFSAC_NO_REGISTERS_WERE_PACKED" "" "No registers were packed into other blocks" { } { } 1 176219 "No registers were packed into other blocks" 0 0 "Design Software" 0 -1 1678267812939 ""} } { } 0 176235 "Finished register packing" 0 0 "Fitter" 0 -1 1678267812939 ""}
+{ "Info" "IFSV_FITTER_PREPARATION_END" "00:00:11 " "Fitter preparation operations ending: elapsed time is 00:00:11" { } { } 0 11798 "Fitter preparation operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1678267813157 ""}
+{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_PREP_START" "" "Fitter placement preparation operations beginning" { } { } 0 170189 "Fitter placement preparation operations beginning" 0 0 "Fitter" 0 -1 1678267817290 ""}
+{ "Info" "IVPR20K_VPR_APL_ENABLED" "" "The Fitter is using Advanced Physical Optimization." { } { } 0 14951 "The Fitter is using Advanced Physical Optimization." 0 0 "Fitter" 0 -1 1678267817755 ""}
+{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_PREP_END" "00:00:12 " "Fitter placement preparation operations ending: elapsed time is 00:00:12" { } { } 0 170190 "Fitter placement preparation operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1678267829208 ""}
+{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_START" "" "Fitter placement operations beginning" { } { } 0 170191 "Fitter placement operations beginning" 0 0 "Fitter" 0 -1 1678267837562 ""}
+{ "Info" "IFITAPI_FITAPI_INFO_VPR_PLACEMENT_FINISH" "" "Fitter placement was successful" { } { } 0 170137 "Fitter placement was successful" 0 0 "Fitter" 0 -1 1678267841554 ""}
+{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_END" "00:00:04 " "Fitter placement operations ending: elapsed time is 00:00:04" { } { } 0 170192 "Fitter placement operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1678267841554 ""}
+{ "Info" "IFITAPI_FITAPI_VPR_FITTER_ROUTING_START" "" "Fitter routing operations beginning" { } { } 0 170193 "Fitter routing operations beginning" 0 0 "Fitter" 0 -1 1678267842844 ""}
+{ "Info" "IFITAPI_FITAPI_VPR_PERCENT_ROUTING_RESOURCE_USAGE" "1 " "Router estimated average interconnect usage is 1% of the available device resources" { { "Info" "IFITAPI_FITAPI_VPR_PEAK_ROUTING_REGION" "17 X56_Y0 X66_Y10 " "Router estimated peak interconnect usage is 17% of the available device resources in the region that extends from location X56_Y0 to location X66_Y10" { } { { "loc" "" { Generic "/home/stepan/Travail/SETI/Projet/proj_quartus/" { { 1 { 0 "Router estimated peak interconnect usage is 17% of the available device resources in the region that extends from location X56_Y0 to location X66_Y10"} { { 12 { 0 ""} 56 0 11 11 } } } } } } } 0 170196 "Router estimated peak interconnect usage is %1!d!%% of the available device resources in the region that extends from location %2!s! to location %3!s!" 0 0 "Design Software" 0 -1 1678267847052 ""} } { } 0 170195 "Router estimated average interconnect usage is %1!d!%% of the available device resources" 0 0 "Fitter" 0 -1 1678267847052 ""}
+{ "Info" "IFITAPI_FITAPI_VPR_AUTO_FIT_ENABLED_AND_USED" "" "The Fitter performed an Auto Fit compilation. Optimizations were skipped to reduce compilation time." { { "Info" "IFITAPI_FITAPI_VPR_AUTO_FIT_ENABLED_AND_USED_FOR_ROUTABILITY" "" "Optimizations that may affect the design's routability were skipped" { } { } 0 170201 "Optimizations that may affect the design's routability were skipped" 0 0 "Design Software" 0 -1 1678267851157 ""} } { } 0 170199 "The Fitter performed an Auto Fit compilation. Optimizations were skipped to reduce compilation time." 0 0 "Fitter" 0 -1 1678267851157 ""}
+{ "Info" "IFITAPI_FITAPI_VPR_FITTER_ROUTING_END" "00:00:06 " "Fitter routing operations ending: elapsed time is 00:00:06" { } { } 0 170194 "Fitter routing operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1678267851159 ""}
+{ "Info" "IVPR20K_VPR_TIMING_ANALYSIS_TIME" "the Fitter 2.96 " "Total time spent on timing analysis during the Fitter is 2.96 seconds." { } { } 0 11888 "Total time spent on timing analysis during %1!s! is %2!s! seconds." 0 0 "Fitter" 0 -1 1678267854145 ""}
+{ "Info" "ITAPI_TAPI_STARTED" "" "Started post-fitting delay annotation" { } { } 0 334003 "Started post-fitting delay annotation" 0 0 "Fitter" 0 -1 1678267854213 ""}
+{ "Info" "ITAPI_TAPI_COMPLETED" "" "Delay annotation completed successfully" { } { } 0 334004 "Delay annotation completed successfully" 0 0 "Fitter" 0 -1 1678267854962 ""}
+{ "Info" "ITAPI_TAPI_STARTED" "" "Started post-fitting delay annotation" { } { } 0 334003 "Started post-fitting delay annotation" 0 0 "Fitter" 0 -1 1678267854963 ""}
+{ "Info" "ITAPI_TAPI_COMPLETED" "" "Delay annotation completed successfully" { } { } 0 334004 "Delay annotation completed successfully" 0 0 "Fitter" 0 -1 1678267855594 ""}
+{ "Info" "IFSV_FITTER_POST_OPERATION_END" "00:00:04 " "Fitter post-fit operations ending: elapsed time is 00:00:04" { } { } 0 11801 "Fitter post-fit operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1678267858926 ""}
+{ "Warning" "WFITCC_FITCC_IGNORED_ASSIGNMENT" "" "Found invalid Fitter assignments. See the Ignored Assignments panel in the Fitter Compilation Report for more information." { } { } 0 171167 "Found invalid Fitter assignments. See the Ignored Assignments panel in the Fitter Compilation Report for more information." 0 0 "Fitter" 0 -1 1678267859148 ""}
+{ "Info" "IQEXE_ERROR_COUNT" "Fitter 0 s 5 s Quartus Prime " "Quartus Prime Fitter was successful. 0 errors, 5 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "2433 " "Peak virtual memory: 2433 megabytes" { } { } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1678267860127 ""} { "Info" "IQEXE_END_BANNER_TIME" "Wed Mar 8 10:31:00 2023 " "Processing ended: Wed Mar 8 10:31:00 2023" { } { } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1678267860127 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:01:00 " "Elapsed time: 00:01:00" { } { } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1678267860127 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:02:56 " "Total CPU time (on all processors): 00:02:56" { } { } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1678267860127 ""} } { } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Fitter" 0 -1 1678267860127 ""}
diff --git a/quartus_project/db/test_neorv32.hier_info b/proj_quartus/db/test.hier_info
similarity index 75%
rename from quartus_project/db/test_neorv32.hier_info
rename to proj_quartus/db/test.hier_info
index 03e33b75c..d0d7bc113 100644
--- a/quartus_project/db/test_neorv32.hier_info
+++ b/proj_quartus/db/test.hier_info
@@ -1,24 +1,49 @@
-|neorv32_test_setup_approm
+|neorv32_test_setup_bootloader
clk_i => neorv32_top:neorv32_top_inst.clk_i
rstn_i => neorv32_top:neorv32_top_inst.rstn_i
-gpio_o[0] <= neorv32_top:neorv32_top_inst.gpio_o[0]
-gpio_o[1] <= neorv32_top:neorv32_top_inst.gpio_o[1]
-gpio_o[2] <= neorv32_top:neorv32_top_inst.gpio_o[2]
-gpio_o[3] <= neorv32_top:neorv32_top_inst.gpio_o[3]
-gpio_o[4] <= neorv32_top:neorv32_top_inst.gpio_o[4]
-gpio_o[5] <= neorv32_top:neorv32_top_inst.gpio_o[5]
-gpio_o[6] <= neorv32_top:neorv32_top_inst.gpio_o[6]
-gpio_o[7] <= neorv32_top:neorv32_top_inst.gpio_o[7]
+gpio_o[0] << neorv32_top:neorv32_top_inst.gpio_o[0]
+gpio_o[1] << neorv32_top:neorv32_top_inst.gpio_o[1]
+gpio_o[2] << neorv32_top:neorv32_top_inst.gpio_o[2]
+gpio_o[3] << neorv32_top:neorv32_top_inst.gpio_o[3]
+gpio_o[4] << neorv32_top:neorv32_top_inst.gpio_o[4]
+gpio_o[5] << neorv32_top:neorv32_top_inst.gpio_o[5]
+gpio_o[6] << neorv32_top:neorv32_top_inst.gpio_o[6]
+gpio_o[7] << neorv32_top:neorv32_top_inst.gpio_o[7]
+uart0_txd_o << neorv32_top:neorv32_top_inst.uart0_txd_o
+uart0_rxd_i => neorv32_top:neorv32_top_inst.uart0_rxd_i
-|neorv32_test_setup_approm|neorv32_top:neorv32_top_inst
+|neorv32_test_setup_bootloader|neorv32_top:neorv32_top_inst
clk_i => neorv32_cpu:neorv32_cpu_inst.clk_i
+clk_i => clk_div_ff[0].CLK
+clk_i => clk_div_ff[1].CLK
+clk_i => clk_div_ff[2].CLK
+clk_i => clk_div_ff[5].CLK
+clk_i => clk_div_ff[6].CLK
+clk_i => clk_div_ff[9].CLK
+clk_i => clk_div_ff[10].CLK
+clk_i => clk_div_ff[11].CLK
+clk_i => clk_div[0].CLK
+clk_i => clk_div[1].CLK
+clk_i => clk_div[2].CLK
+clk_i => clk_div[3].CLK
+clk_i => clk_div[4].CLK
+clk_i => clk_div[5].CLK
+clk_i => clk_div[6].CLK
+clk_i => clk_div[7].CLK
+clk_i => clk_div[8].CLK
+clk_i => clk_div[9].CLK
+clk_i => clk_div[10].CLK
+clk_i => clk_div[11].CLK
+clk_i => clk_gen_en_ff.CLK
clk_i => neorv32_busswitch:neorv32_busswitch_inst.clk_i
clk_i => neorv32_bus_keeper:neorv32_bus_keeper_inst.clk_i
clk_i => neorv32_imem:neorv32_int_imem_inst_true:neorv32_int_imem_inst.clk_i
clk_i => neorv32_dmem:neorv32_int_dmem_inst_true:neorv32_int_dmem_inst.clk_i
+clk_i => neorv32_boot_rom:neorv32_boot_rom_inst_true:neorv32_boot_rom_inst.clk_i
clk_i => neorv32_gpio:neorv32_gpio_inst_true:neorv32_gpio_inst.clk_i
clk_i => neorv32_mtime:neorv32_mtime_inst_true:neorv32_mtime_inst.clk_i
+clk_i => neorv32_uart:neorv32_uart0_inst_true:neorv32_uart0_inst.clk_i
clk_i => neorv32_sysinfo:neorv32_sysinfo_inst.clk_i
clk_i => rstn_int.CLK
clk_i => rstn_int_sreg[0].CLK
@@ -147,568 +172,8 @@ fence_o <= neorv32_cpu:neorv32_cpu_inst.d_bus_fence_o
fencei_o <= neorv32_cpu:neorv32_cpu_inst.i_bus_fence_o
xip_csn_o <=
xip_clk_o <=
-xip_sdi_i => ~NO_FANOUT~
-xip_sdo_o <=
-slink_tx_dat_o[7][0] <=
-slink_tx_dat_o[7][1] <=
-slink_tx_dat_o[7][2] <=
-slink_tx_dat_o[7][3] <=
-slink_tx_dat_o[7][4] <=
-slink_tx_dat_o[7][5] <=
-slink_tx_dat_o[7][6] <=
-slink_tx_dat_o[7][7] <=
-slink_tx_dat_o[7][8] <=
-slink_tx_dat_o[7][9] <=
-slink_tx_dat_o[7][10] <=
-slink_tx_dat_o[7][11] <=
-slink_tx_dat_o[7][12] <=
-slink_tx_dat_o[7][13] <=
-slink_tx_dat_o[7][14] <=
-slink_tx_dat_o[7][15] <=
-slink_tx_dat_o[7][16] <=
-slink_tx_dat_o[7][17] <=
-slink_tx_dat_o[7][18] <=
-slink_tx_dat_o[7][19] <=
-slink_tx_dat_o[7][20] <=
-slink_tx_dat_o[7][21] <=
-slink_tx_dat_o[7][22] <=
-slink_tx_dat_o[7][23] <=
-slink_tx_dat_o[7][24] <=
-slink_tx_dat_o[7][25] <=
-slink_tx_dat_o[7][26] <=
-slink_tx_dat_o[7][27] <=
-slink_tx_dat_o[7][28] <=
-slink_tx_dat_o[7][29] <=
-slink_tx_dat_o[7][30] <=
-slink_tx_dat_o[7][31] <=
-slink_tx_dat_o[6][0] <=
-slink_tx_dat_o[6][1] <=
-slink_tx_dat_o[6][2] <=
-slink_tx_dat_o[6][3] <=
-slink_tx_dat_o[6][4] <=
-slink_tx_dat_o[6][5] <=
-slink_tx_dat_o[6][6] <=
-slink_tx_dat_o[6][7] <=
-slink_tx_dat_o[6][8] <=
-slink_tx_dat_o[6][9] <=
-slink_tx_dat_o[6][10] <=
-slink_tx_dat_o[6][11] <=
-slink_tx_dat_o[6][12] <=
-slink_tx_dat_o[6][13] <=
-slink_tx_dat_o[6][14] <=
-slink_tx_dat_o[6][15] <=
-slink_tx_dat_o[6][16] <=
-slink_tx_dat_o[6][17] <=
-slink_tx_dat_o[6][18] <=
-slink_tx_dat_o[6][19] <=
-slink_tx_dat_o[6][20] <=
-slink_tx_dat_o[6][21] <=
-slink_tx_dat_o[6][22] <=
-slink_tx_dat_o[6][23] <=
-slink_tx_dat_o[6][24] <=
-slink_tx_dat_o[6][25] <=
-slink_tx_dat_o[6][26] <=
-slink_tx_dat_o[6][27] <=
-slink_tx_dat_o[6][28] <=
-slink_tx_dat_o[6][29] <=
-slink_tx_dat_o[6][30] <=
-slink_tx_dat_o[6][31] <=
-slink_tx_dat_o[5][0] <=
-slink_tx_dat_o[5][1] <=
-slink_tx_dat_o[5][2] <=
-slink_tx_dat_o[5][3] <=
-slink_tx_dat_o[5][4] <=
-slink_tx_dat_o[5][5] <=
-slink_tx_dat_o[5][6] <=
-slink_tx_dat_o[5][7] <=
-slink_tx_dat_o[5][8] <=
-slink_tx_dat_o[5][9] <=
-slink_tx_dat_o[5][10] <=
-slink_tx_dat_o[5][11] <=
-slink_tx_dat_o[5][12] <=
-slink_tx_dat_o[5][13] <=
-slink_tx_dat_o[5][14] <=
-slink_tx_dat_o[5][15] <=
-slink_tx_dat_o[5][16] <=
-slink_tx_dat_o[5][17] <=
-slink_tx_dat_o[5][18] <=
-slink_tx_dat_o[5][19] <=
-slink_tx_dat_o[5][20] <=
-slink_tx_dat_o[5][21] <=
-slink_tx_dat_o[5][22] <=
-slink_tx_dat_o[5][23] <=
-slink_tx_dat_o[5][24] <=
-slink_tx_dat_o[5][25] <=
-slink_tx_dat_o[5][26] <=
-slink_tx_dat_o[5][27] <=
-slink_tx_dat_o[5][28] <=
-slink_tx_dat_o[5][29] <=
-slink_tx_dat_o[5][30] <=
-slink_tx_dat_o[5][31] <=
-slink_tx_dat_o[4][0] <=
-slink_tx_dat_o[4][1] <=
-slink_tx_dat_o[4][2] <=
-slink_tx_dat_o[4][3] <=
-slink_tx_dat_o[4][4] <=
-slink_tx_dat_o[4][5] <=
-slink_tx_dat_o[4][6] <=
-slink_tx_dat_o[4][7] <=
-slink_tx_dat_o[4][8] <=
-slink_tx_dat_o[4][9] <=
-slink_tx_dat_o[4][10] <=
-slink_tx_dat_o[4][11] <=
-slink_tx_dat_o[4][12] <=
-slink_tx_dat_o[4][13] <=
-slink_tx_dat_o[4][14] <=
-slink_tx_dat_o[4][15] <=
-slink_tx_dat_o[4][16] <=
-slink_tx_dat_o[4][17] <=
-slink_tx_dat_o[4][18] <=
-slink_tx_dat_o[4][19] <=
-slink_tx_dat_o[4][20] <=
-slink_tx_dat_o[4][21] <=
-slink_tx_dat_o[4][22] <=
-slink_tx_dat_o[4][23] <=
-slink_tx_dat_o[4][24] <=
-slink_tx_dat_o[4][25] <=
-slink_tx_dat_o[4][26] <=
-slink_tx_dat_o[4][27] <=
-slink_tx_dat_o[4][28] <=
-slink_tx_dat_o[4][29] <=
-slink_tx_dat_o[4][30] <=
-slink_tx_dat_o[4][31] <=
-slink_tx_dat_o[3][0] <=
-slink_tx_dat_o[3][1] <=
-slink_tx_dat_o[3][2] <=
-slink_tx_dat_o[3][3] <=
-slink_tx_dat_o[3][4] <=
-slink_tx_dat_o[3][5] <=
-slink_tx_dat_o[3][6] <=
-slink_tx_dat_o[3][7] <=
-slink_tx_dat_o[3][8] <=
-slink_tx_dat_o[3][9] <=
-slink_tx_dat_o[3][10] <=
-slink_tx_dat_o[3][11] <=
-slink_tx_dat_o[3][12] <=
-slink_tx_dat_o[3][13] <=
-slink_tx_dat_o[3][14] <=
-slink_tx_dat_o[3][15] <=
-slink_tx_dat_o[3][16] <=
-slink_tx_dat_o[3][17] <=
-slink_tx_dat_o[3][18] <=
-slink_tx_dat_o[3][19] <=
-slink_tx_dat_o[3][20] <=
-slink_tx_dat_o[3][21] <=
-slink_tx_dat_o[3][22] <=
-slink_tx_dat_o[3][23] <=
-slink_tx_dat_o[3][24] <=
-slink_tx_dat_o[3][25] <=
-slink_tx_dat_o[3][26] <=
-slink_tx_dat_o[3][27] <=
-slink_tx_dat_o[3][28] <=
-slink_tx_dat_o[3][29] <=
-slink_tx_dat_o[3][30] <=
-slink_tx_dat_o[3][31] <=
-slink_tx_dat_o[2][0] <=
-slink_tx_dat_o[2][1] <=
-slink_tx_dat_o[2][2] <=
-slink_tx_dat_o[2][3] <=
-slink_tx_dat_o[2][4] <=
-slink_tx_dat_o[2][5] <=
-slink_tx_dat_o[2][6] <=
-slink_tx_dat_o[2][7] <=
-slink_tx_dat_o[2][8] <=
-slink_tx_dat_o[2][9] <=
-slink_tx_dat_o[2][10] <=
-slink_tx_dat_o[2][11] <=
-slink_tx_dat_o[2][12] <=
-slink_tx_dat_o[2][13] <=
-slink_tx_dat_o[2][14] <=
-slink_tx_dat_o[2][15] <=
-slink_tx_dat_o[2][16] <=
-slink_tx_dat_o[2][17] <=
-slink_tx_dat_o[2][18] <=
-slink_tx_dat_o[2][19] <=
-slink_tx_dat_o[2][20] <=
-slink_tx_dat_o[2][21] <=
-slink_tx_dat_o[2][22] <=
-slink_tx_dat_o[2][23] <=
-slink_tx_dat_o[2][24] <=
-slink_tx_dat_o[2][25] <=
-slink_tx_dat_o[2][26] <=
-slink_tx_dat_o[2][27] <=
-slink_tx_dat_o[2][28] <=
-slink_tx_dat_o[2][29] <=
-slink_tx_dat_o[2][30] <=
-slink_tx_dat_o[2][31] <=
-slink_tx_dat_o[1][0] <=
-slink_tx_dat_o[1][1] <=
-slink_tx_dat_o[1][2] <=
-slink_tx_dat_o[1][3] <=
-slink_tx_dat_o[1][4] <=
-slink_tx_dat_o[1][5] <=
-slink_tx_dat_o[1][6] <=
-slink_tx_dat_o[1][7] <=
-slink_tx_dat_o[1][8] <=
-slink_tx_dat_o[1][9] <=
-slink_tx_dat_o[1][10] <=
-slink_tx_dat_o[1][11] <=
-slink_tx_dat_o[1][12] <=
-slink_tx_dat_o[1][13] <=
-slink_tx_dat_o[1][14] <=
-slink_tx_dat_o[1][15] <=
-slink_tx_dat_o[1][16] <=
-slink_tx_dat_o[1][17] <=
-slink_tx_dat_o[1][18] <=
-slink_tx_dat_o[1][19] <=
-slink_tx_dat_o[1][20] <=
-slink_tx_dat_o[1][21] <=
-slink_tx_dat_o[1][22] <=
-slink_tx_dat_o[1][23] <=
-slink_tx_dat_o[1][24] <=
-slink_tx_dat_o[1][25] <=
-slink_tx_dat_o[1][26] <=
-slink_tx_dat_o[1][27] <=
-slink_tx_dat_o[1][28] <=
-slink_tx_dat_o[1][29] <=
-slink_tx_dat_o[1][30] <=
-slink_tx_dat_o[1][31] <=
-slink_tx_dat_o[0][0] <=
-slink_tx_dat_o[0][1] <=
-slink_tx_dat_o[0][2] <=
-slink_tx_dat_o[0][3] <=
-slink_tx_dat_o[0][4] <=
-slink_tx_dat_o[0][5] <=
-slink_tx_dat_o[0][6] <=
-slink_tx_dat_o[0][7] <=
-slink_tx_dat_o[0][8] <=
-slink_tx_dat_o[0][9] <=
-slink_tx_dat_o[0][10] <=
-slink_tx_dat_o[0][11] <=
-slink_tx_dat_o[0][12] <=
-slink_tx_dat_o[0][13] <=
-slink_tx_dat_o[0][14] <=
-slink_tx_dat_o[0][15] <=
-slink_tx_dat_o[0][16] <=
-slink_tx_dat_o[0][17] <=
-slink_tx_dat_o[0][18] <=
-slink_tx_dat_o[0][19] <=
-slink_tx_dat_o[0][20] <=
-slink_tx_dat_o[0][21] <=
-slink_tx_dat_o[0][22] <=
-slink_tx_dat_o[0][23] <=
-slink_tx_dat_o[0][24] <=
-slink_tx_dat_o[0][25] <=
-slink_tx_dat_o[0][26] <=
-slink_tx_dat_o[0][27] <=