You cannot select more than 25 topics
Topics must start with a letter or number, can include dashes ('-') and can be up to 35 characters long.
246 lines
6.2 KiB
Tcl
246 lines
6.2 KiB
Tcl
# This script segment is generated automatically by AutoPilot
|
|
|
|
set id 71
|
|
set name edge_detect_sitodocq
|
|
set corename simcore_sitodp
|
|
set op sitodp
|
|
set stage_num 8
|
|
set max_latency -1
|
|
set registered_input 1
|
|
set Futype4reduceCEFanout 1
|
|
set clk_width 1
|
|
set clk_signed 0
|
|
set reset_width 1
|
|
set reset_signed 0
|
|
set in0_width 32
|
|
set in0_signed 0
|
|
set ce_width 1
|
|
set ce_signed 0
|
|
set out_width 64
|
|
if {${::AESL::PGuard_simmodel_gen}} {
|
|
if {[info proc ap_gen_simcore_sitodp] == "ap_gen_simcore_sitodp"} {
|
|
eval "ap_gen_simcore_sitodp { \
|
|
id ${id} \
|
|
name ${name} \
|
|
corename ${corename} \
|
|
op ${op} \
|
|
reset_level 1 \
|
|
sync_rst true \
|
|
stage_num ${stage_num} \
|
|
max_latency ${max_latency} \
|
|
registered_input ${registered_input} \
|
|
Futype4reduceCEFanout ${Futype4reduceCEFanout} \
|
|
clk_width ${clk_width} \
|
|
clk_signed ${clk_signed} \
|
|
reset_width ${reset_width} \
|
|
reset_signed ${reset_signed} \
|
|
in0_width ${in0_width} \
|
|
in0_signed ${in0_signed} \
|
|
ce_width ${ce_width} \
|
|
ce_signed ${ce_signed} \
|
|
out_width ${out_width} \
|
|
}"
|
|
} else {
|
|
puts "@W \[IMPL-100\] Cannot find ap_gen_simcore_sitodp, check your AutoPilot builtin lib"
|
|
}
|
|
}
|
|
|
|
|
|
if {${::AESL::PGuard_rtl_comp_handler}} {
|
|
::AP::rtl_comp_handler ${name}
|
|
}
|
|
|
|
|
|
set op sitodp
|
|
set corename Int2Double
|
|
if {${::AESL::PGuard_autocg_gen} && (${::AESL::PGuard_autocg_fpip} || ${::AESL::PGuard_autocg_fpv6en} || ${::AESL::PGuard_autocg_hpen})} {
|
|
if {[info proc ::AESL_LIB_XILINX_FPV6::fpv6_gen] == "::AESL_LIB_XILINX_FPV6::fpv6_gen"} {
|
|
eval "::AESL_LIB_XILINX_FPV6::fpv6_gen { \
|
|
id ${id} \
|
|
name ${name} \
|
|
corename ${corename} \
|
|
op ${op} \
|
|
reset_level 1 \
|
|
sync_rst true \
|
|
stage_num ${stage_num} \
|
|
max_latency ${max_latency} \
|
|
registered_input ${registered_input} \
|
|
Futype4reduceCEFanout ${Futype4reduceCEFanout} \
|
|
clk_width ${clk_width} \
|
|
clk_signed ${clk_signed} \
|
|
reset_width ${reset_width} \
|
|
reset_signed ${reset_signed} \
|
|
in0_width ${in0_width} \
|
|
in0_signed ${in0_signed} \
|
|
ce_width ${ce_width} \
|
|
ce_signed ${ce_signed} \
|
|
out_width ${out_width} \
|
|
}"
|
|
} else {
|
|
puts "@W \[IMPL-101\] Cannot find ::AESL_LIB_XILINX_FPV6::fpv6_gen, check your platform lib"
|
|
}
|
|
}
|
|
|
|
|
|
# clear list
|
|
if {${::AESL::PGuard_autoexp_gen}} {
|
|
cg_default_interface_gen_dc_begin
|
|
cg_default_interface_gen_bundle_begin
|
|
AESL_LIB_XILADAPTER::native_axis_begin
|
|
}
|
|
|
|
# Direct connection:
|
|
if {${::AESL::PGuard_autoexp_gen}} {
|
|
eval "cg_default_interface_gen_dc { \
|
|
id 75 \
|
|
name p_src_data_stream_V \
|
|
type fifo \
|
|
dir I \
|
|
reset_level 1 \
|
|
sync_rst true \
|
|
corename dc_p_src_data_stream_V \
|
|
op interface \
|
|
ports { p_src_data_stream_V_dout { I 8 vector } p_src_data_stream_V_empty_n { I 1 bit } p_src_data_stream_V_read { O 1 bit } } \
|
|
} "
|
|
}
|
|
|
|
# Direct connection:
|
|
if {${::AESL::PGuard_autoexp_gen}} {
|
|
eval "cg_default_interface_gen_dc { \
|
|
id 76 \
|
|
name p_src_data_stream_V1 \
|
|
type fifo \
|
|
dir I \
|
|
reset_level 1 \
|
|
sync_rst true \
|
|
corename dc_p_src_data_stream_V1 \
|
|
op interface \
|
|
ports { p_src_data_stream_V1_dout { I 8 vector } p_src_data_stream_V1_empty_n { I 1 bit } p_src_data_stream_V1_read { O 1 bit } } \
|
|
} "
|
|
}
|
|
|
|
# Direct connection:
|
|
if {${::AESL::PGuard_autoexp_gen}} {
|
|
eval "cg_default_interface_gen_dc { \
|
|
id 77 \
|
|
name p_src_data_stream_V2 \
|
|
type fifo \
|
|
dir I \
|
|
reset_level 1 \
|
|
sync_rst true \
|
|
corename dc_p_src_data_stream_V2 \
|
|
op interface \
|
|
ports { p_src_data_stream_V2_dout { I 8 vector } p_src_data_stream_V2_empty_n { I 1 bit } p_src_data_stream_V2_read { O 1 bit } } \
|
|
} "
|
|
}
|
|
|
|
# Direct connection:
|
|
if {${::AESL::PGuard_autoexp_gen}} {
|
|
eval "cg_default_interface_gen_dc { \
|
|
id 78 \
|
|
name p_dst_data_stream_V \
|
|
type fifo \
|
|
dir O \
|
|
reset_level 1 \
|
|
sync_rst true \
|
|
corename dc_p_dst_data_stream_V \
|
|
op interface \
|
|
ports { p_dst_data_stream_V_din { O 8 vector } p_dst_data_stream_V_full_n { I 1 bit } p_dst_data_stream_V_write { O 1 bit } } \
|
|
} "
|
|
}
|
|
|
|
# Direct connection:
|
|
if {${::AESL::PGuard_autoexp_gen}} {
|
|
eval "cg_default_interface_gen_dc { \
|
|
id 79 \
|
|
name p_dst_data_stream_V3 \
|
|
type fifo \
|
|
dir O \
|
|
reset_level 1 \
|
|
sync_rst true \
|
|
corename dc_p_dst_data_stream_V3 \
|
|
op interface \
|
|
ports { p_dst_data_stream_V3_din { O 8 vector } p_dst_data_stream_V3_full_n { I 1 bit } p_dst_data_stream_V3_write { O 1 bit } } \
|
|
} "
|
|
}
|
|
|
|
# Direct connection:
|
|
if {${::AESL::PGuard_autoexp_gen}} {
|
|
eval "cg_default_interface_gen_dc { \
|
|
id 80 \
|
|
name p_dst_data_stream_V4 \
|
|
type fifo \
|
|
dir O \
|
|
reset_level 1 \
|
|
sync_rst true \
|
|
corename dc_p_dst_data_stream_V4 \
|
|
op interface \
|
|
ports { p_dst_data_stream_V4_din { O 8 vector } p_dst_data_stream_V4_full_n { I 1 bit } p_dst_data_stream_V4_write { O 1 bit } } \
|
|
} "
|
|
}
|
|
|
|
# Direct connection:
|
|
if {${::AESL::PGuard_autoexp_gen}} {
|
|
eval "cg_default_interface_gen_dc { \
|
|
id -1 \
|
|
name ap_ctrl \
|
|
type ap_ctrl \
|
|
reset_level 1 \
|
|
sync_rst true \
|
|
corename ap_ctrl \
|
|
op interface \
|
|
ports { ap_start { I 1 bit } ap_ready { O 1 bit } ap_done { O 1 bit } ap_idle { O 1 bit } ap_continue { I 1 bit } } \
|
|
} "
|
|
}
|
|
|
|
|
|
# Adapter definition:
|
|
set PortName ap_clk
|
|
set DataWd 1
|
|
if {${::AESL::PGuard_autoexp_gen}} {
|
|
if {[info proc cg_default_interface_gen_clock] == "cg_default_interface_gen_clock"} {
|
|
eval "cg_default_interface_gen_clock { \
|
|
id -2 \
|
|
name ${PortName} \
|
|
reset_level 1 \
|
|
sync_rst true \
|
|
corename apif_ap_clk \
|
|
data_wd ${DataWd} \
|
|
op interface \
|
|
}"
|
|
} else {
|
|
puts "@W \[IMPL-113\] Cannot find bus interface model in the library. Ignored generation of bus interface for '${PortName}'"
|
|
}
|
|
}
|
|
|
|
|
|
# Adapter definition:
|
|
set PortName ap_rst
|
|
set DataWd 1
|
|
if {${::AESL::PGuard_autoexp_gen}} {
|
|
if {[info proc cg_default_interface_gen_reset] == "cg_default_interface_gen_reset"} {
|
|
eval "cg_default_interface_gen_reset { \
|
|
id -3 \
|
|
name ${PortName} \
|
|
reset_level 1 \
|
|
sync_rst true \
|
|
corename apif_ap_rst \
|
|
data_wd ${DataWd} \
|
|
op interface \
|
|
}"
|
|
} else {
|
|
puts "@W \[IMPL-114\] Cannot find bus interface model in the library. Ignored generation of bus interface for '${PortName}'"
|
|
}
|
|
}
|
|
|
|
|
|
|
|
# merge
|
|
if {${::AESL::PGuard_autoexp_gen}} {
|
|
cg_default_interface_gen_dc_end
|
|
cg_default_interface_gen_bundle_end
|
|
AESL_LIB_XILADAPTER::native_axis_end
|
|
}
|
|
|
|
|