You cannot select more than 25 topics
Topics must start with a letter or number, can include dashes ('-') and can be up to 35 characters long.
214 lines
8.6 KiB
XML
214 lines
8.6 KiB
XML
<stg><name>AddWeighted</name>
|
|
|
|
|
|
<trans_list>
|
|
|
|
<trans id="15" from="1" to="2">
|
|
<condition id="-1">
|
|
<or_exp><and_exp></and_exp></or_exp>
|
|
</condition>
|
|
</trans>
|
|
</trans_list>
|
|
|
|
|
|
|
|
<state_list>
|
|
|
|
<state id="1" st_id="1">
|
|
|
|
<operation id="3" st_id="1" stage="2" lat="2">
|
|
<core></core>
|
|
<MemPortIdVec></MemPortIdVec>
|
|
<condition id="-1">
|
|
<or_exp><and_exp></and_exp></or_exp>
|
|
</condition>
|
|
|
|
<Node id="19" bw="0" op_0_bw="0" op_1_bw="8" op_2_bw="8" op_3_bw="8" op_4_bw="8" op_5_bw="8" op_6_bw="8" op_7_bw="8" op_8_bw="8" op_9_bw="8">
|
|
<![CDATA[
|
|
:9 call fastcc void @arithm_pro(i8* %src1_data_stream_0_V, i8* %src1_data_stream_1_V, i8* %src1_data_stream_2_V, i8* %src2_data_stream_0_V, i8* %src2_data_stream_1_V, i8* %src2_data_stream_2_V, i8* %dst_data_stream_0_V, i8* %dst_data_stream_1_V, i8* %dst_data_stream_2_V)
|
|
|
|
]]></Node>
|
|
<StgValue><ssdm name="call_ln879"/></StgValue>
|
|
</operation>
|
|
</state>
|
|
|
|
<state id="2" st_id="2">
|
|
|
|
<operation id="4" st_id="2" stage="1" lat="1">
|
|
<core>NULL</core>
|
|
<MemPortIdVec></MemPortIdVec>
|
|
<condition id="-1">
|
|
<or_exp><and_exp></and_exp></or_exp>
|
|
</condition>
|
|
|
|
<Node id="10" bw="0" op_0_bw="0" op_1_bw="8" op_2_bw="0" op_3_bw="32" op_4_bw="32" op_5_bw="0" op_6_bw="32" op_7_bw="32" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="32" op_12_bw="32" op_13_bw="32" op_14_bw="32" op_15_bw="0" op_16_bw="0">
|
|
<![CDATA[
|
|
:0 call void (...)* @_ssdm_op_SpecInterface(i8* %src2_data_stream_2_V, [8 x i8]* @ap_fifo_str, i32 0, i32 0, [1 x i8]* @p_str, i32 0, i32 0, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str, i32 2, i32 2, i32 16, i32 16, [1 x i8]* @p_str, [1 x i8]* @p_str)
|
|
|
|
]]></Node>
|
|
<StgValue><ssdm name="specinterface_ln0"/></StgValue>
|
|
</operation>
|
|
|
|
<operation id="5" st_id="2" stage="1" lat="1">
|
|
<core>NULL</core>
|
|
<MemPortIdVec></MemPortIdVec>
|
|
<condition id="-1">
|
|
<or_exp><and_exp></and_exp></or_exp>
|
|
</condition>
|
|
|
|
<Node id="11" bw="0" op_0_bw="0" op_1_bw="8" op_2_bw="0" op_3_bw="32" op_4_bw="32" op_5_bw="0" op_6_bw="32" op_7_bw="32" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="32" op_12_bw="32" op_13_bw="32" op_14_bw="32" op_15_bw="0" op_16_bw="0">
|
|
<![CDATA[
|
|
:1 call void (...)* @_ssdm_op_SpecInterface(i8* %src2_data_stream_1_V, [8 x i8]* @ap_fifo_str, i32 0, i32 0, [1 x i8]* @p_str, i32 0, i32 0, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str, i32 2, i32 2, i32 16, i32 16, [1 x i8]* @p_str, [1 x i8]* @p_str)
|
|
|
|
]]></Node>
|
|
<StgValue><ssdm name="specinterface_ln0"/></StgValue>
|
|
</operation>
|
|
|
|
<operation id="6" st_id="2" stage="1" lat="1">
|
|
<core>NULL</core>
|
|
<MemPortIdVec></MemPortIdVec>
|
|
<condition id="-1">
|
|
<or_exp><and_exp></and_exp></or_exp>
|
|
</condition>
|
|
|
|
<Node id="12" bw="0" op_0_bw="0" op_1_bw="8" op_2_bw="0" op_3_bw="32" op_4_bw="32" op_5_bw="0" op_6_bw="32" op_7_bw="32" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="32" op_12_bw="32" op_13_bw="32" op_14_bw="32" op_15_bw="0" op_16_bw="0">
|
|
<![CDATA[
|
|
:2 call void (...)* @_ssdm_op_SpecInterface(i8* %src2_data_stream_0_V, [8 x i8]* @ap_fifo_str, i32 0, i32 0, [1 x i8]* @p_str, i32 0, i32 0, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str, i32 2, i32 2, i32 16, i32 16, [1 x i8]* @p_str, [1 x i8]* @p_str)
|
|
|
|
]]></Node>
|
|
<StgValue><ssdm name="specinterface_ln0"/></StgValue>
|
|
</operation>
|
|
|
|
<operation id="7" st_id="2" stage="1" lat="1">
|
|
<core>NULL</core>
|
|
<MemPortIdVec></MemPortIdVec>
|
|
<condition id="-1">
|
|
<or_exp><and_exp></and_exp></or_exp>
|
|
</condition>
|
|
|
|
<Node id="13" bw="0" op_0_bw="0" op_1_bw="8" op_2_bw="0" op_3_bw="32" op_4_bw="32" op_5_bw="0" op_6_bw="32" op_7_bw="32" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="32" op_12_bw="32" op_13_bw="32" op_14_bw="32" op_15_bw="0" op_16_bw="0">
|
|
<![CDATA[
|
|
:3 call void (...)* @_ssdm_op_SpecInterface(i8* %src1_data_stream_2_V, [8 x i8]* @ap_fifo_str, i32 0, i32 0, [1 x i8]* @p_str, i32 0, i32 0, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str, i32 2, i32 2, i32 16, i32 16, [1 x i8]* @p_str, [1 x i8]* @p_str)
|
|
|
|
]]></Node>
|
|
<StgValue><ssdm name="specinterface_ln0"/></StgValue>
|
|
</operation>
|
|
|
|
<operation id="8" st_id="2" stage="1" lat="1">
|
|
<core>NULL</core>
|
|
<MemPortIdVec></MemPortIdVec>
|
|
<condition id="-1">
|
|
<or_exp><and_exp></and_exp></or_exp>
|
|
</condition>
|
|
|
|
<Node id="14" bw="0" op_0_bw="0" op_1_bw="8" op_2_bw="0" op_3_bw="32" op_4_bw="32" op_5_bw="0" op_6_bw="32" op_7_bw="32" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="32" op_12_bw="32" op_13_bw="32" op_14_bw="32" op_15_bw="0" op_16_bw="0">
|
|
<![CDATA[
|
|
:4 call void (...)* @_ssdm_op_SpecInterface(i8* %src1_data_stream_1_V, [8 x i8]* @ap_fifo_str, i32 0, i32 0, [1 x i8]* @p_str, i32 0, i32 0, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str, i32 2, i32 2, i32 16, i32 16, [1 x i8]* @p_str, [1 x i8]* @p_str)
|
|
|
|
]]></Node>
|
|
<StgValue><ssdm name="specinterface_ln0"/></StgValue>
|
|
</operation>
|
|
|
|
<operation id="9" st_id="2" stage="1" lat="1">
|
|
<core>NULL</core>
|
|
<MemPortIdVec></MemPortIdVec>
|
|
<condition id="-1">
|
|
<or_exp><and_exp></and_exp></or_exp>
|
|
</condition>
|
|
|
|
<Node id="15" bw="0" op_0_bw="0" op_1_bw="8" op_2_bw="0" op_3_bw="32" op_4_bw="32" op_5_bw="0" op_6_bw="32" op_7_bw="32" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="32" op_12_bw="32" op_13_bw="32" op_14_bw="32" op_15_bw="0" op_16_bw="0">
|
|
<![CDATA[
|
|
:5 call void (...)* @_ssdm_op_SpecInterface(i8* %src1_data_stream_0_V, [8 x i8]* @ap_fifo_str, i32 0, i32 0, [1 x i8]* @p_str, i32 0, i32 0, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str, i32 2, i32 2, i32 16, i32 16, [1 x i8]* @p_str, [1 x i8]* @p_str)
|
|
|
|
]]></Node>
|
|
<StgValue><ssdm name="specinterface_ln0"/></StgValue>
|
|
</operation>
|
|
|
|
<operation id="10" st_id="2" stage="1" lat="1">
|
|
<core>NULL</core>
|
|
<MemPortIdVec></MemPortIdVec>
|
|
<condition id="-1">
|
|
<or_exp><and_exp></and_exp></or_exp>
|
|
</condition>
|
|
|
|
<Node id="16" bw="0" op_0_bw="0" op_1_bw="8" op_2_bw="0" op_3_bw="32" op_4_bw="32" op_5_bw="0" op_6_bw="32" op_7_bw="32" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="32" op_12_bw="32" op_13_bw="32" op_14_bw="32" op_15_bw="0" op_16_bw="0">
|
|
<![CDATA[
|
|
:6 call void (...)* @_ssdm_op_SpecInterface(i8* %dst_data_stream_0_V, [8 x i8]* @ap_fifo_str, i32 0, i32 0, [1 x i8]* @p_str, i32 0, i32 0, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str, i32 2, i32 2, i32 16, i32 16, [1 x i8]* @p_str, [1 x i8]* @p_str)
|
|
|
|
]]></Node>
|
|
<StgValue><ssdm name="specinterface_ln0"/></StgValue>
|
|
</operation>
|
|
|
|
<operation id="11" st_id="2" stage="1" lat="1">
|
|
<core>NULL</core>
|
|
<MemPortIdVec></MemPortIdVec>
|
|
<condition id="-1">
|
|
<or_exp><and_exp></and_exp></or_exp>
|
|
</condition>
|
|
|
|
<Node id="17" bw="0" op_0_bw="0" op_1_bw="8" op_2_bw="0" op_3_bw="32" op_4_bw="32" op_5_bw="0" op_6_bw="32" op_7_bw="32" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="32" op_12_bw="32" op_13_bw="32" op_14_bw="32" op_15_bw="0" op_16_bw="0">
|
|
<![CDATA[
|
|
:7 call void (...)* @_ssdm_op_SpecInterface(i8* %dst_data_stream_1_V, [8 x i8]* @ap_fifo_str, i32 0, i32 0, [1 x i8]* @p_str, i32 0, i32 0, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str, i32 2, i32 2, i32 16, i32 16, [1 x i8]* @p_str, [1 x i8]* @p_str)
|
|
|
|
]]></Node>
|
|
<StgValue><ssdm name="specinterface_ln0"/></StgValue>
|
|
</operation>
|
|
|
|
<operation id="12" st_id="2" stage="1" lat="1">
|
|
<core>NULL</core>
|
|
<MemPortIdVec></MemPortIdVec>
|
|
<condition id="-1">
|
|
<or_exp><and_exp></and_exp></or_exp>
|
|
</condition>
|
|
|
|
<Node id="18" bw="0" op_0_bw="0" op_1_bw="8" op_2_bw="0" op_3_bw="32" op_4_bw="32" op_5_bw="0" op_6_bw="32" op_7_bw="32" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="32" op_12_bw="32" op_13_bw="32" op_14_bw="32" op_15_bw="0" op_16_bw="0">
|
|
<![CDATA[
|
|
:8 call void (...)* @_ssdm_op_SpecInterface(i8* %dst_data_stream_2_V, [8 x i8]* @ap_fifo_str, i32 0, i32 0, [1 x i8]* @p_str, i32 0, i32 0, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str, i32 2, i32 2, i32 16, i32 16, [1 x i8]* @p_str, [1 x i8]* @p_str)
|
|
|
|
]]></Node>
|
|
<StgValue><ssdm name="specinterface_ln0"/></StgValue>
|
|
</operation>
|
|
|
|
<operation id="13" st_id="2" stage="1" lat="2">
|
|
<core></core>
|
|
<MemPortIdVec></MemPortIdVec>
|
|
<condition id="-1">
|
|
<or_exp><and_exp></and_exp></or_exp>
|
|
</condition>
|
|
|
|
<Node id="19" bw="0" op_0_bw="0" op_1_bw="8" op_2_bw="8" op_3_bw="8" op_4_bw="8" op_5_bw="8" op_6_bw="8" op_7_bw="8" op_8_bw="8" op_9_bw="8">
|
|
<![CDATA[
|
|
:9 call fastcc void @arithm_pro(i8* %src1_data_stream_0_V, i8* %src1_data_stream_1_V, i8* %src1_data_stream_2_V, i8* %src2_data_stream_0_V, i8* %src2_data_stream_1_V, i8* %src2_data_stream_2_V, i8* %dst_data_stream_0_V, i8* %dst_data_stream_1_V, i8* %dst_data_stream_2_V)
|
|
|
|
]]></Node>
|
|
<StgValue><ssdm name="call_ln879"/></StgValue>
|
|
</operation>
|
|
|
|
<operation id="14" st_id="2" stage="1" lat="1">
|
|
<core>NULL</core>
|
|
<MemPortIdVec></MemPortIdVec>
|
|
<condition id="-1">
|
|
<or_exp><and_exp></and_exp></or_exp>
|
|
</condition>
|
|
|
|
<Node id="20" bw="0">
|
|
<![CDATA[
|
|
:10 ret void
|
|
|
|
]]></Node>
|
|
<StgValue><ssdm name="ret_ln880"/></StgValue>
|
|
</operation>
|
|
</state>
|
|
</state_list>
|
|
|
|
|
|
<ports>
|
|
</ports>
|
|
|
|
|
|
<dataflows>
|
|
</dataflows>
|
|
|
|
|
|
</stg>
|