You cannot select more than 25 topics
Topics must start with a letter or number, can include dashes ('-') and can be up to 35 characters long.
209 lines
5.3 KiB
Tcl
209 lines
5.3 KiB
Tcl
# This script segment is generated automatically by AutoPilot
|
|
|
|
# clear list
|
|
if {${::AESL::PGuard_autoexp_gen}} {
|
|
cg_default_interface_gen_dc_begin
|
|
cg_default_interface_gen_bundle_begin
|
|
AESL_LIB_XILADAPTER::native_axis_begin
|
|
}
|
|
|
|
# Direct connection:
|
|
if {${::AESL::PGuard_autoexp_gen}} {
|
|
eval "cg_default_interface_gen_dc { \
|
|
id 125 \
|
|
name src1_data_stream_0_V \
|
|
type fifo \
|
|
dir I \
|
|
reset_level 1 \
|
|
sync_rst true \
|
|
corename dc_src1_data_stream_0_V \
|
|
op interface \
|
|
ports { src1_data_stream_0_V_dout { I 8 vector } src1_data_stream_0_V_empty_n { I 1 bit } src1_data_stream_0_V_read { O 1 bit } } \
|
|
} "
|
|
}
|
|
|
|
# Direct connection:
|
|
if {${::AESL::PGuard_autoexp_gen}} {
|
|
eval "cg_default_interface_gen_dc { \
|
|
id 126 \
|
|
name src1_data_stream_1_V \
|
|
type fifo \
|
|
dir I \
|
|
reset_level 1 \
|
|
sync_rst true \
|
|
corename dc_src1_data_stream_1_V \
|
|
op interface \
|
|
ports { src1_data_stream_1_V_dout { I 8 vector } src1_data_stream_1_V_empty_n { I 1 bit } src1_data_stream_1_V_read { O 1 bit } } \
|
|
} "
|
|
}
|
|
|
|
# Direct connection:
|
|
if {${::AESL::PGuard_autoexp_gen}} {
|
|
eval "cg_default_interface_gen_dc { \
|
|
id 127 \
|
|
name src1_data_stream_2_V \
|
|
type fifo \
|
|
dir I \
|
|
reset_level 1 \
|
|
sync_rst true \
|
|
corename dc_src1_data_stream_2_V \
|
|
op interface \
|
|
ports { src1_data_stream_2_V_dout { I 8 vector } src1_data_stream_2_V_empty_n { I 1 bit } src1_data_stream_2_V_read { O 1 bit } } \
|
|
} "
|
|
}
|
|
|
|
# Direct connection:
|
|
if {${::AESL::PGuard_autoexp_gen}} {
|
|
eval "cg_default_interface_gen_dc { \
|
|
id 128 \
|
|
name src2_data_stream_0_V \
|
|
type fifo \
|
|
dir I \
|
|
reset_level 1 \
|
|
sync_rst true \
|
|
corename dc_src2_data_stream_0_V \
|
|
op interface \
|
|
ports { src2_data_stream_0_V_dout { I 8 vector } src2_data_stream_0_V_empty_n { I 1 bit } src2_data_stream_0_V_read { O 1 bit } } \
|
|
} "
|
|
}
|
|
|
|
# Direct connection:
|
|
if {${::AESL::PGuard_autoexp_gen}} {
|
|
eval "cg_default_interface_gen_dc { \
|
|
id 129 \
|
|
name src2_data_stream_1_V \
|
|
type fifo \
|
|
dir I \
|
|
reset_level 1 \
|
|
sync_rst true \
|
|
corename dc_src2_data_stream_1_V \
|
|
op interface \
|
|
ports { src2_data_stream_1_V_dout { I 8 vector } src2_data_stream_1_V_empty_n { I 1 bit } src2_data_stream_1_V_read { O 1 bit } } \
|
|
} "
|
|
}
|
|
|
|
# Direct connection:
|
|
if {${::AESL::PGuard_autoexp_gen}} {
|
|
eval "cg_default_interface_gen_dc { \
|
|
id 130 \
|
|
name src2_data_stream_2_V \
|
|
type fifo \
|
|
dir I \
|
|
reset_level 1 \
|
|
sync_rst true \
|
|
corename dc_src2_data_stream_2_V \
|
|
op interface \
|
|
ports { src2_data_stream_2_V_dout { I 8 vector } src2_data_stream_2_V_empty_n { I 1 bit } src2_data_stream_2_V_read { O 1 bit } } \
|
|
} "
|
|
}
|
|
|
|
# Direct connection:
|
|
if {${::AESL::PGuard_autoexp_gen}} {
|
|
eval "cg_default_interface_gen_dc { \
|
|
id 131 \
|
|
name dst_data_stream_0_V \
|
|
type fifo \
|
|
dir O \
|
|
reset_level 1 \
|
|
sync_rst true \
|
|
corename dc_dst_data_stream_0_V \
|
|
op interface \
|
|
ports { dst_data_stream_0_V_din { O 8 vector } dst_data_stream_0_V_full_n { I 1 bit } dst_data_stream_0_V_write { O 1 bit } } \
|
|
} "
|
|
}
|
|
|
|
# Direct connection:
|
|
if {${::AESL::PGuard_autoexp_gen}} {
|
|
eval "cg_default_interface_gen_dc { \
|
|
id 132 \
|
|
name dst_data_stream_1_V \
|
|
type fifo \
|
|
dir O \
|
|
reset_level 1 \
|
|
sync_rst true \
|
|
corename dc_dst_data_stream_1_V \
|
|
op interface \
|
|
ports { dst_data_stream_1_V_din { O 8 vector } dst_data_stream_1_V_full_n { I 1 bit } dst_data_stream_1_V_write { O 1 bit } } \
|
|
} "
|
|
}
|
|
|
|
# Direct connection:
|
|
if {${::AESL::PGuard_autoexp_gen}} {
|
|
eval "cg_default_interface_gen_dc { \
|
|
id 133 \
|
|
name dst_data_stream_2_V \
|
|
type fifo \
|
|
dir O \
|
|
reset_level 1 \
|
|
sync_rst true \
|
|
corename dc_dst_data_stream_2_V \
|
|
op interface \
|
|
ports { dst_data_stream_2_V_din { O 8 vector } dst_data_stream_2_V_full_n { I 1 bit } dst_data_stream_2_V_write { O 1 bit } } \
|
|
} "
|
|
}
|
|
|
|
# Direct connection:
|
|
if {${::AESL::PGuard_autoexp_gen}} {
|
|
eval "cg_default_interface_gen_dc { \
|
|
id -1 \
|
|
name ap_ctrl \
|
|
type ap_ctrl \
|
|
reset_level 1 \
|
|
sync_rst true \
|
|
corename ap_ctrl \
|
|
op interface \
|
|
ports { ap_start { I 1 bit } ap_ready { O 1 bit } ap_done { O 1 bit } ap_idle { O 1 bit } ap_continue { I 1 bit } } \
|
|
} "
|
|
}
|
|
|
|
|
|
# Adapter definition:
|
|
set PortName ap_clk
|
|
set DataWd 1
|
|
if {${::AESL::PGuard_autoexp_gen}} {
|
|
if {[info proc cg_default_interface_gen_clock] == "cg_default_interface_gen_clock"} {
|
|
eval "cg_default_interface_gen_clock { \
|
|
id -2 \
|
|
name ${PortName} \
|
|
reset_level 1 \
|
|
sync_rst true \
|
|
corename apif_ap_clk \
|
|
data_wd ${DataWd} \
|
|
op interface \
|
|
}"
|
|
} else {
|
|
puts "@W \[IMPL-113\] Cannot find bus interface model in the library. Ignored generation of bus interface for '${PortName}'"
|
|
}
|
|
}
|
|
|
|
|
|
# Adapter definition:
|
|
set PortName ap_rst
|
|
set DataWd 1
|
|
if {${::AESL::PGuard_autoexp_gen}} {
|
|
if {[info proc cg_default_interface_gen_reset] == "cg_default_interface_gen_reset"} {
|
|
eval "cg_default_interface_gen_reset { \
|
|
id -3 \
|
|
name ${PortName} \
|
|
reset_level 1 \
|
|
sync_rst true \
|
|
corename apif_ap_rst \
|
|
data_wd ${DataWd} \
|
|
op interface \
|
|
}"
|
|
} else {
|
|
puts "@W \[IMPL-114\] Cannot find bus interface model in the library. Ignored generation of bus interface for '${PortName}'"
|
|
}
|
|
}
|
|
|
|
|
|
|
|
# merge
|
|
if {${::AESL::PGuard_autoexp_gen}} {
|
|
cg_default_interface_gen_dc_end
|
|
cg_default_interface_gen_bundle_end
|
|
AESL_LIB_XILADAPTER::native_axis_end
|
|
}
|
|
|
|
|