



Countermeasures Against Side-Channel Attacks

Ulrich Kühne ulrich.kuhne@telecom-paris.fr 2020-2021





- Side-channels depend on the implementation of an algorithm (hardware or software)
- Side-channels cannot be observed on the algorithmic (mathematical, cryptanalytic) level.
- The implementation may leak sensitive information (secrets) via side-channels, even if those secrets never appear on the input/output interface.





- These countermeasures make attacks difficult (but not impossible)
- Examples
 - Noise generator
 - · Dis-aligning the traces
 - Variable clock
 - Insertion of dummy operations
- But: There are techniques to remove noise and jitter from the traces









- If 200 operations are needed to recover the key, it is sufficient to replace the key after 100 operations
- This demands precise knowledge on existing attacks
- In extremis, we can change the key after each operation









6 2020-2021

Masking

- Masking the secret with the help of a random variable
- Original function: R = f(S), where S is the secret
- Masked function: $S' = S \oplus M$, R' = g(S'), M' = h(M) such that $R = R' \oplus M'$ (Boolean masking)
- M (the mask) is a fresh random variable for each operation
- Need to take care never to manipulate S directly
- If the attacker finds S', she does not learn anything about S
- To find S, she needs to find both S' and M' simultaneously (second order attack)





Galois Field Arithmetic

- Given an *n* bit variable X
- **\blacksquare** X can be interpreted over the finite field $GF(2^n)$
- Addition over $GF(2^n)$ corresponds to bit-wise XOR
- Subtraction is identical to addition: X + X = 0
- Multiplication is defined modulo an irreducible polynomial g





Consider a simple affine function over $GF(2^n)$

 $f(X) = a \cdot X + b$

Using a Boolean mask *M*, this becomes

$$f(X + M) = a \cdot X + \underbrace{a \cdot M}_{\text{correction term}} + b$$





Consider a simple affine function over $GF(2^n)$

 $f(X) = a \cdot X + b$

Using a Boolean mask *M*, this becomes

$$f(X + M) = a \cdot X + \underbrace{a \cdot M}_{\text{correction term}} + b$$

Since each element is its additive inverse, we have

$$g(M) = a \cdot M$$





- To protect a system against higher-order attacks, multiple shares can be used
- Example: Threshold Implementation (TI) [4]





A variable x is said to be split into *n* shares x_i if



In a perfect (n, n) secret sharing scheme, to recover x, an attacker needs to know all n shares, i.e. n - 1 shares do not reveal any information on x.





- (Provable) effective countermeasure
- Can be generalized against higher order attacks
- Applicable on different levels of abstraction
- Needs a reliable source of randomness





Unrolled Implementation [1]

- In CMOS circuits, the easiest to exploit leakage is due to register updates
- Remove registers to reduce information leakage
- This corresponds to unrolling partially or completely the data path of an implementation







Substitution and permutation layer





Substitution and permutation layer



First round attack: 4 bits of K₁



Substitution and permutation layer



First round attack: 4 bits of K₁

- Second round attack: 4 bits of K_2 + 16 bits of K_1
 - $= 2^{20}$ possible key hypotheses



Balancing

- Try to hide sensitive information
- Make the behavior of the system constant with respect to the considered side-channel
 - Constant computation time
 - Identical power consumption
- Can be very tricky to achieve (cf localized EM radiation)





```
Inputs : M , K

R = 1 ; S = M ;

for i = |K| - 1; i \ge 0 ; i - -do

/* Balanced branching */

if K_i == 1 then

R = R \times S ; S = S^2 ;

else

S = S \times R ; R = R^2 ;

end if

end for

Return R = M^K ;
```

Modular exponent calculation using Montgomery ladder exponentiation algorithm



Balancing Dual-Rail Logic with Precharge (DPL) [5, 3]

Each Boolean variable *a* is represented by two signals a_T and a_F

а _Т	a _F	state	а
0	0	NULL0	-
0	1	VALID0	0
1	0	VALID1	1
1	1	NULL1	-

- A DPL function (s_T, s_F) = f((a_T, a_F), (b_T, b_F)) must satisfy the following conditions:
 - If a and b are NULLO, s is NULLO
 - If a and b are VALID, s is VALID



Balancing

Dual-Rail Logic with Precharge (DPL)

Example of Boolean AND function:

- $s_T = a_T \cdot b_T$
- $s_F = a_F + b_F$
- Precharge: The computation alternates between NULL0 and valid phases
- This ensures that we can only observe the following transitions:
 - $(0,0) \rightarrow (0,1) \rightarrow (0,0)$
 - $(0,0) \rightarrow (1,0) \rightarrow (0,0)$
- Thus, at each transition, exactly one signal changes its value, leading to identical power consumption





- Early evaluation: If f(VALID, NULL) = VALID, information can leak if the input signals arrive at different times
- The true and false networks must be close together to avoid timing and power consumption variance



Conclusion

- Protections at different abstraction layers (protocol to physical)
- Security is always a trade-off
- Arms race between protections and novel attacks
- Defender needs to know state-of-the-art attacks





Bibliography I

- [1] Shivam Bhasin, Sylvain Guilley, Laurent Sauvage, and Jean-Luc Danger. Unrolling Cryptographic Circuits: A Simple Countermeasure Against Side-Channel Attacks. In RSA Cryptographers' Track, CT-RSA, volume 5985 of LNCS, pages 195–207. Springer, March 1-5 2010. San Francisco, CA, USA. DOI: 10.1007/978-3-642-11925-5 14.
- [2] A. Bogdanov, L. R. Knudsen, G. Leander, C. Paar, A. Poschmann, M. J. B. Robshaw, Y. Seurin, and C. Vikkelsoe.

PRESENT: An Ultra-Lightweight Block Cipher.

In Pascal Paillier and Ingrid Verbauwhede, editors, *Cryptographic Hardware and Embedded Systems* - *CHES 2007*, volume 4727, pages 450–466. Springer Berlin Heidelberg, Berlin, Heidelberg, 2007.

- [3] Maxime Nassar, Shivam Bhasin, Jean-Luc Danger, Guillaume Duc, and Sylvain Guilley. BCDL: A high performance balanced DPL with global precharge and without early-evaluation. In DATE'10, pages 849–854. IEEE Computer Society, March 8-12 2010. Dresden, Germany.
- [4] Svetla Nikova, Christian Rechberger, and Vincent Rijmen. Threshold Implementations Against Side-Channel Attacks and Glitches. In Information and Communications Security: 8th International Conference, ICICS 2006, Raleigh, NC, USA, December 4-7, 2006. Proceedings, pages 529–545. Springer Berlin Heidelberg, Berlin, Heidelberg, 2006.
- [5] Kris Tiri and Ingrid Verbauwhede. A Logic Level Design Methodology for a Secure DPA Resistant ASIC or FPGA Implementation. In DATE'04, pages 246–251. IEEE Computer Society, February 2004. Paris, France. DOI: 10.1109/DATE.2004.1268856.

